A floating body cell (FBC) fully compatible with 90nm CMOS technology(CMOS IV) for 128Mb SOI DRAM

A 128Mb SOI DRAM with FBC (floating body cell) has been successfully developed for the first time. Two technologies have been newly implemented. (i) In order to realize full functionality and good retention characteristics, the well design has been optimized both for the array device and the peripheral circuit. (ii) Cu wiring has been used for bit line (BL) and source line (SL), which leads to increasing the signal of the worst bit in the array and also realizes the full compatibility with 90nm CMOS technology

[1]  Akihiro Nitayama,et al.  Highly scalable FBC (Floating Body Cell) with 25nm BOX structure for embedded DRAM applications , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[2]  Hiroaki Yamada,et al.  FBC (Floating Body Cell) for embedded DRAM on SOI , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[3]  Takashi Ohsawa,et al.  An 18.5ns 128MB SOI DRAM with a floating body cell , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[4]  T. Yoshitomi,et al.  A high performance 100 nm generation SOC technology (CMOS IV) for high density embedded memory and mixed signal LSIs , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[5]  Akihiro Nitayama,et al.  Fully-depleted FBC (floating body cell) with enlarged signal window and excellent logic process compatibility , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..