A fully integrated two-channel A/D interface for the acquisition of cardiac signals in implantable pacemakers

This work presents an input stage for a cardiac pacemaker fully integrated in 0.35-/spl mu/m CMOS technology. The system can acquire and digitize to 8 bits both atrial and ventricular electrical activity. Log-domain circuits are exploited to amplify and filter the input signal, while /spl Sigma//spl Delta/ modulation is exploited to convert it. The design is power optimized, indeed the current consumption is limited to 2.9 /spl mu/A, while the power supply ranges from 2.8 to 1.8 V. The total area is 2.2 mm/sup 2/ and experimental data prove correct filtering and a total dynamic range of at least 47 dB.

[1]  E. Hogenauer,et al.  An economical class of digital filters for decimation and interpolation , 1981 .

[2]  E. Seevinck,et al.  Companding current-mode integrator: A new circuit principle for continuous-time monolithic filters , 1990 .

[3]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[4]  Wouter A. Serdijn,et al.  Analog wavelet transform employing dynamic translinear circuits for cardiac signal characterization , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[5]  A. Neviani,et al.  A 1µA front-end for pacemaker atrial sensing channels , 2001 .

[6]  Andrea Gerosa,et al.  A Sub-Micron CMOS Programmable Charge Pump for Implantable Pacemaker , 2001 .

[7]  Wouter A. Serdijn,et al.  An ultra low-power dynamic translinear cardiac sense amplifier for pacemakers , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[8]  D. Python,et al.  A micropower class AB CMOS log-domain filter for DECT applications , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[9]  Andrea Gerosa,et al.  A very low-power 8-bit /spl Sigma//spl Delta/ converter in a 0.8 /spl mu/m CMOS technology for the sensing chain of a cardiac pacemaker, operating down to 1.8 V , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[10]  C. C. Enz,et al.  A 1.2-V low-power BiCMOS class AB log-domain filter , 1997, IEEE J. Solid State Circuits.

[11]  B. Gilbert.  Translinear circuits: a proposed classification , 1975 .

[12]  Christian Enz,et al.  Low-voltage log-domain signal processing in CMOS and BiCMOS , 1999 .

[13]  Andrea Gerosa,et al.  A micro-power low noise log-domain amplifier for the sensing chain of a cardiac pacemaker , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[14]  E. Seevinck,et al.  CMOS translinear circuits for minimum supply voltage , 2000 .

[15]  John G Webster,et al.  Design of Cardiac Pacemakers , 1995 .

[16]  Joachim Neves Rodrigues,et al.  QRS detection for pacemakers in a noisy environment using a time lagged artificial neural network , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[17]  Chris Toumazou,et al.  A micropower cochlear prosthesis system , 2002, 2002 14th International Conference on Digital Signal Processing Proceedings. DSP 2002 (Cat. No.02TH8628).

[18]  C. Sidney Burrus,et al.  Multirate filter designs using comb filters , 1984 .

[19]  D. R. Frey.  Current mode class AB second order filter , 1994 .

[20]  Eric A. Vittoz.  The Design of High-Performance Analog Circuits on Digital CMOS Chips , 1985 .

[21]  Andrea Gerosa,et al.  Enhancing output voltage swing in low-voltage micro-power OTA using self-cascode , 2003 .

[22]  D. R. Frey,et al.  Log-domain filtering: An approach to current-mode fil-tering , 1993 .