A stepwise constant conductance approach for simulating resonant tunneling diodes

Current CMOS technology is reaching its scaling limits and thus the CMOS based devices are slowly being replaced by new nanotechnology devices. These nanotechnology devices, however, pose some simulation challenges due to their non-monotonic I-V characteristics and uncertain properties which lead to the negative differential resistance (NDR) problem and the chaotic performance of the simulator. This paper proposes a new circuit simulation approach that can effectively simulate nanotechnology devices, avoiding such problems. The experimental results show a 20-30 times speedup comparing with existing simulators.

[1]  Pinaki Mazumder,et al.  Device and circuit simulation of quantum electronic devices , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Ronald A. Rohrer,et al.  Adaptively controlled explicit simulation , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Larry Pileggi,et al.  Circuit Simulation of Nanotechnology Devices with Non-monotonic I-V Characteristics , 2003, ICCAD 2003.

[4]  Pinaki Mazumder,et al.  Augmentation of SPICE for simulation of circuits containingresonant tunneling diodes , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  M. Marek-Sadowska,et al.  An accurate and efficient delay model for CMOS gates in switch-level timing analysis , 1990, IEEE International Symposium on Circuits and Systems.

[6]  Malgorzata Marek-Sadowska,et al.  SWEC: a stepwise equivalent conductance timing simulator for CMOS VLSI circuits , 1991, Proceedings of the European Conference on Design Automation..

[7]  Pinaki Mazumder,et al.  Digital circuit applications of resonant tunneling devices , 1998, Proc. IEEE.

[8]  H.J. De Los Santos,et al.  Physics-based RTD current-voltage equation , 1996, IEEE Electron Device Letters.