Performance Enhancement of Polar Codes in Multi-level Cell NAND Flash Memories using Systematic Encoding

Systematic Polar codes offers the same frame-error-rate (FER) performance compared with non-systematic Polar codes in almost communications channels although they have advantages in bit-error-rate (BER) performance. In recent papers, NAND flash memories have been confirmed for its asymmetric error characteristic, and the 2-Beta-Binomial (2-BBM) error model has been presented to provide accurate simulation of observed errors in multi-level cell (MLC) flash memories under different Program/Erase cycles. In this paper, we propose concatenating a distribution generator (DG) which can modify user data distribution with systematic Polar encoder (SPE) for MLC NAND Flash memory. The proposed method shows remarkable improvement in FER performances compared with non-systematic candidates, especially in lower pages of the two memory vendors.

[1]  Roberto Bez,et al.  Introduction to flash memory , 2003, Proc. IEEE.

[2]  Paul H. Siegel,et al.  Error analysis and inter-cell interference mitigation in multi-level cell flash memories , 2015, 2015 IEEE International Conference on Communications (ICC).

[3]  Kinam Kim,et al.  Technology for sub-50nm DRAM and NAND flash manufacturing , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[4]  Tenkasi V. Ramabadran,et al.  A coding scheme for m-out-of-n codes , 1990, IEEE Trans. Commun..

[5]  Yong Liang Guan,et al.  Read and Write Voltage Signal Optimization for Multi-Level-Cell (MLC) NAND Flash Memory , 2016, IEEE Transactions on Communications.

[6]  Anxiao Jiang,et al.  A study of polar codes for MLC NAND flash memories , 2015, 2015 International Conference on Computing, Networking and Communications (ICNC).

[7]  Erdal Arikan,et al.  Systematic Polar Coding , 2011, IEEE Communications Letters.

[8]  K. Takeuchi,et al.  Error-prediction analyses in 1X, 2X and 3Xnm NAND flash memories for system-level reliability improvement of solid-state drives (SSDs) , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[9]  Yasuhiko Nakashima,et al.  Log-Likelihood Ratio Calculation Using 3-Bit Soft-Decision for Error Correction in Visible Light Communication Systems , 2018, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[10]  Paul H. Siegel,et al.  On the Capacity of the Beta-Binomial Channel Model for Multi-Level Cell Flash Memories , 2016, IEEE Journal on Selected Areas in Communications.

[11]  David Declercq,et al.  On the use of Probabilistic Parallel Bit-Flipping decoder for the storage systems , 2018, 2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS).

[12]  Alexander Vardy,et al.  List decoding of polar codes , 2011, 2011 IEEE International Symposium on Information Theory Proceedings.

[13]  Zhongfeng Wang,et al.  Error correction for multi-level NAND flash memory using Reed-Solomon codes , 2008, 2008 IEEE Workshop on Signal Processing Systems.

[14]  Paul H. Siegel,et al.  Channel Models for Multi-Level Cell Flash Memories Based on Empirical Error Analysis , 2016, IEEE Transactions on Communications.

[15]  Yi Hong,et al.  A Comparative Study of Polar Code Constructions for the AWGN Channel , 2015, ArXiv.

[16]  In-Cheol Park,et al.  A 2.4pJ/bit, 6.37Gb/s SPC-enhanced BC-BCH decoder in 65nm CMOS for NAND flash storage systems , 2018, 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC).

[17]  Lara Dolecek,et al.  Channel Coding for Nonvolatile Memory Technologies: Theoretical Advances and Practical Considerations , 2017, Proceedings of the IEEE.

[18]  Huu-Thuan Huynh,et al.  Hardware Implementation of A Non-RLL Soft-decoding Beacon-based Visible Light Communication Receiver , 2018, 2018 International Conference on Advanced Technologies for Communications (ATC).

[19]  Yi Hong,et al.  Efficient Algorithms for Systematic Polar Encoding , 2016, IEEE Communications Letters.

[20]  Tong Zhang,et al.  Using Data Postcompensation and Predistortion to Tolerate Cell-to-Cell Interference in MLC nand Flash Memory , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.