Synergistic Effect of BTI and Process Variations on the Soft Error Rate Estimation in Digital Circuits

Soft errors, aging effects and process variations have become the three most critical reliability issues for nanoscale complementary metal oxide semiconductor (CMOS) circuits. In this paper, the effects of bias temperature instability (BTI) and process variations on the threshold voltage of MOS devices are theoretically deduced, and the drift of the threshold voltage under the synergistic effect of BTI and process variations is analyzed. Based on the deduced threshold voltage drift formula under the synergistic effect, the critical charge and delay of different logic gates under different aging times in NanGate’s 45 nm process are simulated and analyzed. A method based on the change in the critical charge and delay of the soft error rate (SER) calculation considering BTI effect and process variations is given, and the effectiveness of our method comprehensively demonstrated using the ISCAS85,89 benchmarks. As a result, we can observe that the effect of only considering the BTI effect on the critical charge of the circuit is smaller than that of considering both the BTI effect and process variations. The simulation results show that with increasing aging time, the synergistic effect of BTI and process variations makes the increase in the soft error rate more serious than the impact of either effect alone.

[1]  S. Vishvakarma,et al.  BTI and Soft-Error Tolerant Voltage Bootstrapped Schmitt Trigger Circuit , 2021, IEEE Transactions on Device and Materials Reliability.

[2]  L. Gerrer,et al.  BTI Arbitrary Stress Patterns Characterization & Machine-Learning optimized CET Maps Simulations , 2021, 2021 IEEE International Reliability Physics Symposium (IRPS).

[3]  S. Slesazeck,et al.  Impact of BTI Stress on RF Small Signal Parameters of FDSOI MOSFETs , 2019, 2019 IEEE International Integrated Reliability Workshop (IIRW).

[4]  Jun Furuta,et al.  Extracting BTI-induced Degradation without Temporal Factors by Using BTI-Sensitive and BTI-Insensitive ring Oscillators , 2019, 2019 IEEE 32nd International Conference on Microelectronic Test Structures (ICMTS).

[5]  C. Qi,et al.  Impact of BTI Aging Effect and Process Variation on Single Event Upset of DICE , 2018, 2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT).

[6]  Narendra Parihar,et al.  A review of NBTI mechanisms and models , 2018, Microelectron. Reliab..

[7]  Liyi Xiao,et al.  Impact of BTI aging effect on soft error rate of combination circuit , 2017, 2017 Prognostics and System Health Management Conference (PHM-Harbin).

[8]  Ji Li,et al.  Accelerated Soft-Error-Rate (SER) Estimation for Combinational and Sequential Circuits , 2017, ACM Trans. Design Autom. Electr. Syst..

[9]  M. Gadlage,et al.  Soft Errors Induced by High-Energy Electrons , 2017, IEEE Transactions on Device and Materials Reliability.

[10]  Mehdi Baradaran Tahoori,et al.  A cross-layer analysis of Soft Error, aging and process variation in Near Threshold Computing , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[11]  Cecilia Metra,et al.  Impact of Bias Temperature Instability on Soft Error Susceptibility , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Charles H.-P. Wen,et al.  TASSER: A temperature-aware statistical soft-error-rate analysis framework for combinational circuits , 2014, Fifteenth International Symposium on Quality Electronic Design.

[13]  X. Federspiel,et al.  BTI variability fundamental understandings and impact on digital logic by the use of extensive dataset , 2013, 2013 IEEE International Electron Devices Meeting.

[14]  Zhi-Hui Kong,et al.  NBTI/PBTI-Aware WWL Voltage Control for Half-Selected Cell Stability Improvement , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Charles H.-P. Wen,et al.  Aging-aware statistical soft-error-rate analysis for nano-scaled CMOS designs , 2013, 2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT).

[16]  X. Federspiel,et al.  Bias temperature instability and hot carrier circuit ageing simulations specificities in UTBB FDSOI 28nm node , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[17]  Philippe Perdu,et al.  Negative Bias Temperature Instability Effect on the Single Event Transient Sensitivity of a 65 nm CMOS Technology , 2013, IEEE Transactions on Nuclear Science.

[18]  Francky Catthoor,et al.  BTI impact on logical gates in nano-scale CMOS technology , 2012, 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[19]  D. R. Ball,et al.  Impact of Process Variations and Charge Sharing on the Single-Event-Upset Response of Flip-Flops , 2011, IEEE Transactions on Nuclear Science.

[20]  Bin Liang,et al.  Research on single event transient pulse quenching effect in 90 nm CMOS technology , 2011 .

[21]  T. O'Brien,et al.  The Trapped Proton Environment in Medium Earth Orbit (MEO) , 2010, IEEE Transactions on Nuclear Science.

[22]  Hamid Mahmoodi,et al.  Analysis of SRAM Reliability under Combined Effect of NBTI, Process and Temperature Variations in Nano-Scale CMOS , 2010, 2010 5th International Conference on Future Information Technology.

[23]  Liu Zheng,et al.  The Effect of Re-Convergence on SER Estimation in Combinational Circuits , 2009, IEEE Transactions on Nuclear Science.

[24]  R. Koga,et al.  Synergistic Effects of Total Ionizing Dose on SEU Sensitive SRAMs , 2009, 2009 IEEE Radiation Effects Data Workshop.

[25]  Sanjit A. Seshia,et al.  Design as you see FIT: System-level soft error analysis of sequential circuits , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[26]  John P. Hayes,et al.  On the role of timing masking in reliable logic circuit design , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[27]  Diana Marculescu,et al.  Modeling and Optimization for Soft-Error Reliability of Sequential Circuits , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[28]  R.V. Joshi,et al.  The Impact of Aging Effects and Manufacturing Variation on SRAM Soft-Error Rate , 2008, IEEE Transactions on Device and Materials Reliability.

[29]  Yu Cao,et al.  The Impact of NBTI on the Performance of Combinational and Sequential Circuits , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[30]  H. Kufluoglu,et al.  A Generalized Reaction–Diffusion Model With Explicit H– $\hbox{H}_{2}$ Dynamics for Negative-Bias Temperature-Instability (NBTI) Degradation , 2007, IEEE Transactions on Electron Devices.

[31]  David Blaauw,et al.  Computing the Soft Error Rate of a Combinational Logic Circuit Using Parameterized Descriptors , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[32]  S. Zafar.  Statistical mechanics based model for negative bias temperature instability induced degradation , 2005 .

[33]  Naresh R Shanbhag,et al.  A soft error rate analysis (SERA) methodology , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[34]  Lorenzo Alvisi,et al.  Modeling the effect of technology trends on the soft error rate of combinational logic , 2002, Proceedings International Conference on Dependable Systems and Networks.

[35]  T. Mikolajick,et al.  The effect of random dopant fluctuations on the minimum channel length of short-channel MOS transistors , 1997 .

[36]  Narendra Parihar,et al.  Ultrafast Measurements and Physical Modeling of NBTI Stress and Recovery in RMG FinFETs Under Diverse DC–AC Experimental Conditions , 2018, IEEE Transactions on Electron Devices.

[37]  Behnam Ghavami,et al.  Soft Error Rate Reduction of Combinational Circuits Using Gate Sizing in the Presence of Process Variations , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[38]  James F. Ziegler,et al.  Terrestrial cosmic rays , 1996, IBM J. Res. Dev..