On the design and multiplier-less realization of digital IF for software radio receivers

This paper proposes to reduce the decimation factor of the multistage decimator so that its output can be fed directly to the Farrow structure for sample rate conversion, eliminating the need for another L-band filter for upsampling. Furthermore, it was found out that the programmable FIR filter can be replaced by a half-band filter placed immediately after the Farrow structure, i.e. after sample rate conversion. This significantly reduces the complexity of the proposed software radio receiver because this half-band filter, which consists of fixed filter coefficients, can be implemented efficiently without multiplication using SOPOT coefficients. As the coefficients of the multistage decimators and the subfilters in the Farrow structure are also fixed, they can also be implemented efficiently using the SOPOT coefficients. As a result, apart from the limited number of multipliers required in the Farrow structure, the entire digital IF can be implemented without any multiplication. Design example is given to demonstrate the effectiveness and feasibility of the proposed approach.

[1]  Y. Lim,et al.  FIR filter design over a discrete powers-of-two coefficient space , 1983 .

[2]  Alan N. Willson,et al.  A 250 Msample/sec programmable cascaded integrator-comb decimation filter , 1996, VLSI Signal Processing, IX.

[3]  Alan V. Oppenheim,et al.  Discrete-Time Signal Pro-cessing , 1989 .

[4]  Yong Hoon Lee,et al.  On the use of interpolated second-order polynomials for efficient filter design in programmable downconversion , 1999, IEEE J. Sel. Areas Commun..

[5]  Gerhard Fettweis,et al.  Sample rate conversion for software radio , 2000 .

[6]  Kei-Yong Khoo,et al.  Efficient high-speed CIC decimation filter , 1998, Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372).

[7]  T. Ramstad.  Digital methods for conversion between arbitrary sampling frequencies , 1984 .

[8]  K. L. Ho,et al.  Efficient design of a class of multiplier-less perfect reconstruction two-channel filter banks and wavelets with prescribed output accuracy , 2001, Proceedings of the 11th IEEE Signal Processing Workshop on Statistical Signal Processing (Cat. No.01TH8563).

[9]  C. W. Farrow,et al.  A continuously variable digital delay element , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[10]  S. C. Chan,et al.  On the design and implementation of FIR and IIR digital filters with variable frequency characteristics , 2002 .

[11]  Alan N. Willson,et al.  Application of filter sharpening to cascaded integrator-comb decimation filters , 1997, IEEE Trans. Signal Process..

[12]  A. Dempster,et al.  Use of minimum-adder multiplier blocks in FIR digital filters , 1995 .

[13]  K. Rajamani,et al.  An efficient algorithm for sample rate conversion from CD to DAT , 2000, IEEE Signal Processing Letters.

[14]  S.C. Chan,et al.  An efficient design or fractional-delay digital FIR filters using the Farrow structure , 2001, Proceedings of the 11th IEEE Signal Processing Workshop on Statistical Signal Processing (Cat. No.01TH8563).

[15]  K. L. Ho,et al.  On the design and implementation of FIR and IIR digital filters with variable frequency characteristics , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[16]  S.C. Chan,et al.  On the design and multiplier-less realization of digital IF for software radio receivers with prescribed output accuracy , 2002, 2002 14th International Conference on Digital Signal Processing Proceedings. DSP 2002 (Cat. No.02TH8628).