STAIC: a synthesis tool for CMOS and BiCMOS analog integrated circuits

STAIC is an interactive design tool that synthesizes CMOS and BiCMOS analog integrated circuits which conform to specified performance constraints. STAIC features an input modeling language for entering hierarchical circuit descriptions and a symbolic/numeric solver unit for dynamic integration of analytical model equations across hierarchical boundaries. All model descriptions include physical layout so that important net parasitics may be fully accounted for during design evaluation. Synthesis proceeds via successive solution refinement. Multilevel models of increasing sophistication are used by scan and optimization modules to home-in on a global optimal solution. Design experiments have shown that STAIC can produce satisfactory results.<<ETX>>

[1]  Rob A. Rutenbar,et al.  OASYS: a framework for analog circuit synthesis , 1989, Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,.

[2]  P.R. Gray,et al.  OPASYN: a compiler for CMOS operational amplifiers , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Mohamed I. Elmasry,et al.  The Icewater Language and Interpreter , 1984, 21st Design Automation Conference Proceedings.

[4]  E. Berkcan,et al.  Analog compilation based on successive decompositions , 1988, DAC '88.

[5]  Eric A. Vittoz,et al.  IDAC: an interactive design tool for analog CMOS circuits , 1987 .

[6]  Jirí Vlach,et al.  WATOPT -- An Optimizer for Circuit Applications , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.