A 0.25-μm 20-dBm 2.4-GHz CMOS power amplifier with an integrated diode linearizer

A 2.4-GHz CMOS power amplifier (PA) with an output power 20 dBm using 0.25-/spl mu/m 1P5M standard CMOS process is presented. The PA uses an integrated diode connected NMOS transistor as a diode linearizer. It is believed that this is the first reported use of the diode linearization technique in CMOS PA design. It shows effective improvement in linearity from gain compression and ACPR measured results. Measurements are performed by using an FR-4 PCB test fixture. The fabricated power amplifier exhibits an output power of 20 dBm and a power-added efficiency as high as 28%. The obtained PA performances demonstrate the standard CMOS process potential for medium power RF amplification at 2.4 GHz wireless communication band.

[1]  L.E. Larson,et al.  A nonlinear capacitance cancellation technique and its application to a CMOS class AB power amplifier , 2001, 2001 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (IEEE Cat. No.01CH37173).

[2]  T. Yoshimasu,et al.  An HBT MMIC power amplifier with an integrated diode linearizer for low-voltage portable phone applications , 1998, IEEE J. Solid State Circuits.

[3]  T. Yoshimasu,et al.  A low distortion and high efficiency HBT MMIC power amplifier with a novel linearization technique for /spl pi//4 DPSK modulation , 1997, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 19th Annual Technical Digest 1997.