Méthode de synthèse logique, circuit intégré à semi-conducteur et circuit arithmétique

[1]  F. Jutand,et al.  "Overturned-Stairs" Adder Trees and Multiplier Design , 1992, IEEE Trans. Computers.

[2]  Mark Horowitz,et al.  Clustered voltage scaling technique for low-power design , 1995, ISLPED '95.

[3]  Paul M. Chau,et al.  A high-level synthesis methodology for low-power VLSI design , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.