Characterization and Modeling of Transistor Variability in Advanced CMOS Technologies
暂无分享,去创建一个
G. Ghibaudo | A. Cathignol | A. Bajolet | C. M. Mezzomo | R. Di Frenza | G. Ghibaudo | A. Cathignol | A. Bajolet | C. Mezzomo | R. Di Frenza
[1] Michel Steyaert,et al. Threshold voltage mismatch in short-channel MOS transistors , 1994 .
[2] Shyh-Chyi Wong,et al. A CMOS mismatch model and scaling effects , 1997 .
[3] H. Tuinhout,et al. Measurement of lithographical proximity effects on matching of bipolar transistors , 1998, ICMTS 1998. Proceedings of 1998 International Conference on Microelectronic Test Structures (Cat. No.98CH36157).
[4] J.C.S. Woo,et al. TCAD-based statistical analysis and modeling of gate line-edge roughness effect on nanoscale MOS transistor performance and scaling , 2004, IEEE Transactions on Semiconductor Manufacturing.
[5] K. Tsuji,et al. Measurement of the MOSFET drain current variation under high gate voltage , 2008, 2008 IEEE International Conference on Microelectronic Test Structures.
[6] T. Tanaka,et al. Vth fluctuation induced by statistical variation of pocket dopant profile , 2000 .
[7] G. Ghibaudo,et al. Impact of a single grain boundary in the polycrystalline silicon gate on sub 100nm bulk MOSFET characteristics - Implication on matching properties , 2006 .
[8] S. Parihar,et al. Impact of pocket implant on MOSFET mismatch for advanced CMOS technology , 2004, Proceedings of the 2004 International Conference on Microelectronic Test Structures (IEEE Cat. No.04CH37516).
[9] L. Vendrame,et al. Spacing impact on MOSFET mismatch , 2008, 2008 IEEE International Conference on Microelectronic Test Structures.
[10] A. Bajolet,et al. Modeling local electrical fluctuations in 45 nm heavily pocket-implanted bulk MOSFET , 2010 .
[11] T. Mizuno. Influence of Statistical Spatial-Nonuniformity of Dopant Atoms on Threshold Voltage in a System of Many MOSFETs , 1996 .
[12] T. Mizuno,et al. Experimental Study Of Threshold Voltage Fluctuations Using An 8k MOSFET's Array , 1993, Symposium 1993 on VLSI Technology.
[13] W. Sansen,et al. Mismatch Characterization of Submicron MOS Transistors , 1997 .
[14] R. Keyes. The effect of randomness in the distribution of impurity atoms on FET thresholds , 1975 .
[15] N. Gunther,et al. Interface and gate line edge roughness effects on intra die variance in mos device characteristics , 2005, 63rd Device Research Conference Digest, 2005. DRC '05..
[16] A. Asenov,et al. Simulation of combined sources of intrinsic parameter fluctuations in a 'real' 35 nm MOSFET , 2005, Proceedings of 35th European Solid-State Device Research Conference, 2005. ESSDERC 2005..
[17] C.C. McAndrew,et al. A comprehensive MOSFET mismatch model , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).
[18] Tetsu Tanaka,et al. V/sub th/ fluctuation induced by statistical variation of pocket dopant profile , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).
[19] P. Fisher,et al. Is gate line edge roughness a first-order issue in affecting the performance of deep sub-micro bulk MOSFET devices? , 2004, IEEE Transactions on Semiconductor Manufacturing.
[20] G. Ghibaudo,et al. A New Model for Threshold Voltage Mismatch Based on the Random Fluctuations of Dopant Number in the MOS Transistor Gate , 2001, 31st European Solid-State Device Research Conference.
[21] A. Asenov,et al. Origin of the Asymmetry in the Magnitude of the Statistical Variability of n- and p-Channel Poly-Si Gate Bulk MOSFETs , 2008, IEEE Electron Device Letters.
[22] P. Stolk,et al. Modeling statistical dopant fluctuations in MOS transistors , 1998 .
[23] W. Sansen,et al. A comparison of extraction techniques for threshold voltage mismatch , 2002, Proceedings of the 2002 International Conference on Microelectronic Test Structures, 2002. ICMTS 2002..
[24] R. Difrenza,et al. Dependence of Channel Width and Length on MOSFET Matching for 0.18 um CMOS Technology , 2000, 30th European Solid-State Device Research Conference.
[25] R. Lefferts,et al. An integrated test chip for the complete characterization and monitoring of a 0.25/spl mu/m CMOS technology that fits into five scribe line structures 150/spl mu/m by 5000/spl mu/m , 2003, International Conference on Microelectronic Test Structures, 2003..
[26] M. Vertregt,et al. Effects of metal coverage on MOSFET matching , 1996, International Electron Devices Meeting. Technical Digest.
[27] C. Mead,et al. Current-voltage characteristics of small size MOS transistors , 1972 .
[28] S. Sugawa,et al. Characterization of MOSFETs intrinsic performance using in-wafer advanced Kelvin-contact device structure for high performance CMOS LSIs , 2008, 2008 IEEE International Conference on Microelectronic Test Structures.
[29] A. Asenov,et al. Impact of Random Dopant Fluctuation on Bulk CMOS 6-T SRAM Scaling , 2006, European Solid-State Device Research Conference.
[30] Maarten Vertregt,et al. Characterization of systematic MOSFET current factor mismatch caused by metal CMP dummy structures , 2001 .
[31] H. P. Tuinhout,et al. Current mirror test structures for studying adjacent layout effects on systematic transistor mismatch , 2003, International Conference on Microelectronic Test Structures, 2003..
[32] Gerard Ghibaudo,et al. Improved methodology for the Characterization of Avt MOSFET matching parameter dispersion , 2006 .
[33] M. Ieong,et al. Modeling line edge roughness effects in sub 100 nanometer gate length devices , 2000, 2000 International Conference on Simulation Semiconductor Processes and Devices (Cat. No.00TH8502).
[34] Asen Asenov,et al. Origin of the Asymmetry in the Statistical Variability of n- and p-channel Poly Si Gate Bulk MOSFETs , 2008 .
[35] G. Ghibaudo,et al. Drain current variability in 45nm heavily pocket-implanted bulk MOSFET , 2010, 2010 Proceedings of the European Solid State Device Research Conference.
[36] G. Ghibaudo,et al. Impact of grain number fluctuations in the MOS transistor gate on matching performance , 2003, International Conference on Microelectronic Test Structures, 2003..
[37] H.P. Tuinhout,et al. Measuring the span of stress asymmetries on high-precision matched devices , 2004, Proceedings of the 2004 International Conference on Microelectronic Test Structures (IEEE Cat. No.04CH37516).
[38] G. Ghibaudo,et al. Abnormally high local electrical fluctuations in heavily pocket-implanted bulk long MOSFET , 2009 .
[39] A. Asenov,et al. Simulation Study of Individual and Combined Sources of Intrinsic Parameter Fluctuations in Conventional Nano-MOSFETs , 2006, IEEE Transactions on Electron Devices.
[40] Thomas Skotnicki,et al. High Threshold Voltage Matching Performance on Gate-All-Around MOSFET , 2006 .
[41] C. C. McAndrew,et al. Understanding MOSFET mismatch for analog design , 2003 .
[42] T. Hook,et al. Channel Length and Threshold Voltage Dependence of Transistor Mismatch in a 32-nm HKMG Technology , 2010, IEEE Transactions on Electron Devices.
[43] H. Tuinhout. Impact of Parametric Fluctuations on Performance and Yield of Deep-Submicron Technologies , 2002, 32nd European Solid-State Device Research Conference.
[44] K. R. Lakshmikumar,et al. Characterisation and modeling of mismatch in MOS transistors for precision analog design , 1986 .
[45] A. Asenov. Random Dopant Threshold Voltage Fluctuations in 50 nm Epitaxial Channel MOSFETs : A 3 D ' Atomistic ' Simulation , .
[46] Gerard Ghibaudo,et al. Mismatch Measure Improvement Using Kelvin Test Structures in Transistor Pair Configuration in Sub-Hundred Nanometer MOSFET Technology , 2009, 2009 IEEE International Conference on Microelectronic Test Structures.
[47] T. Ohmi,et al. Characterization for High-Performance CMOS Using In-Wafer Advanced Kelvin-Contact Device Structure , 2009, IEEE Transactions on Semiconductor Manufacturing.
[48] R. Rios,et al. A three-transistor threshold voltage model for halo processes , 2002, Digest. International Electron Devices Meeting,.
[49] A. Asenov,et al. Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness , 2003 .
[50] H. P. Tuinhout. Design of matching test structures [IC components] , 1994, Proceedings of 1994 IEEE International Conference on Microelectronic Test Structures.
[51] Gerard Morin,et al. MOSFET Matching in a Deep Submicron Technology , 1996, ESSDERC '96: Proceedings of the 26th European Solid State Device Research Conference.
[52] M.J.M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .
[53] A. Asenov. Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 /spl mu/m MOSFET's: A 3-D "atomistic" simulation study , 1998 .
[54] A. Asenov,et al. Quantitative Evaluation of Statistical Variability Sources in a 45-nm Technological Node LP N-MOSFET , 2008, IEEE Electron Device Letters.
[55] T. Sugii,et al. Direct measurement of V/sub th/ fluctuation caused by impurity positioning , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).
[56] Hans Tuinhout,et al. Methodology to evaluate long channel matching deterioration and effects of transistor segmentation on MOSFET matching , 2010, 2010 International Conference on Microelectronic Test Structures (ICMTS).
[57] T. Hook,et al. Analysis and Modeling of Threshold Voltage Mismatch for CMOS at 65 nm and Beyond , 2008, IEEE Electron Device Letters.
[58] A. Asenov,et al. Impact of Fermi level pinning at polysilicon gate grain boundaries on nano-MOSFET variability: A 3-D simulation study , 2006, 2006 European Solid-State Device Research Conference.
[59] A.H. Montree,et al. Effects of gate depletion and boron penetration on matching of deep submicron CMOS transistors , 1997, International Electron Devices Meeting. IEDM Technical Digest.
[60] H. P. Tuinhout. Characterisation of systematic MOSFET transconductance mismatch , 2000, ICMTS 2000. Proceedings of the 2000 International Conference on Microelectronic Test Structures (Cat. No.00CH37095).
[61] A. Toriumi,et al. Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's , 1994 .
[62] Andrew R. Brown,et al. Intrinsic fluctuations in sub 10-nm double-gate MOSFETs introduced by discreteness of charge and matter , 2002 .
[63] Gabor C. Temes,et al. Random error effects in matched MOS capacitors and current sources , 1984 .
[64] Klaus Schumacher,et al. Mismatch effects explained by the spectral model [MOS devices] , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).
[65] S. Saini,et al. Polysilicon gate enhancement of the random dopant induced threshold voltage fluctuations in sub-100 nm MOSFETs with ultrathin gate oxide , 2000 .
[66] M. Vertregt,et al. Test structures for investigation of metal coverage effects on MOSFET matching , 1997, 1997 IEEE International Conference on Microelectronic Test Structures Proceedings.
[67] G. Temes,et al. Random errors in MOS capacitors , 1982 .
[68] Y. Momiyama,et al. Direct Evaluation of Gate Line Edge Roughness Impact on Extension Profiles in Sub-50-nm n-MOSFETs , 2006, IEEE Transactions on Electron Devices.
[69] J. McCreary. Matching properties, and voltage and temperature dependence of MOS capacitors , 1981 .