Efficient input queuing and cell scheduling scheme for scalable ultrabroadband optoelectronic ATM switching

Input queuing has advantages for building ultra-broadband ATM switches with the throughput beyond 100Gb/s because it imposes minimal memory bandwidth requirements. Using a novel multi-tag-queue input module and a novel matrix-unit-cell-scheduling module, our input queue-based ATM switch avoids head-of-line blocking and provides almost 100% utilization. In a 32-port configuration, the switch can deliver an aggregate throughput of 128Gb/s.

[1]  “ A Growable Packet ( ATM ) Switch Archi , 2022 .

[2]  Martin De Prycker,et al.  Asynchronous transfer mode - solution for broadband ISDN (2. ed.) , 1993, Ellis Horwood series in computers and their applications.

[3]  Sung-Mo Kang,et al.  Scalable optoelectronic ATM networks: the iPOINT fully functional testbed , 1995 .

[4]  I Chih-Lin,et al.  Performance analysis of a growable architecture for broad-band packet (ATM) switching , 1992, IEEE Trans. Commun..

[5]  Takahiko Kozaki,et al.  32 x 32 Shared Buffer Type ATM Switch VLSI's for B-ISDN's , 1991, IEEE J. Sel. Areas Commun..

[6]  Anthony S. Acampora,et al.  The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet Switching , 1987, IEEE J. Sel. Areas Commun..

[7]  Ahmed K. Elhakeem,et al.  Traffic analysis of a local area network with a star topology , 1988, IEEE Trans. Commun..

[8]  John W. Lockwood,et al.  FPGA prototype queuing module for high performance ATM switching , 1994, Proceedings Seventh Annual IEEE International ASIC Conference and Exhibit.

[9]  Hiroshi Kuwahara,et al.  Shared buffer memory switch for an ATM exchange , 1993, IEEE Trans. Commun..

[10]  Roy H. Campbell,et al.  Pulsa: non-blocking packet switching with shift-register rings , 1990, SIGCOMM '90.

[11]  Mark J. Karol,et al.  Queueing in high-performance packet switching , 1988, IEEE J. Sel. Areas Commun..

[12]  H. T. Nguyen,et al.  The performance analysis and implementation of an input access scheme in a high-speed packet switch , 1994, IEEE Trans. Commun..

[13]  Hitoshi Uematsu,et al.  A 1.5 Gb/s 8 X 8 Cross-Connect Switch Using a Time Reservation Algorithm , 1991, IEEE J. Sel. Areas Commun..