Dynamic Specialisation of XC6200 FPGAs by Parial Evaluation

We describe preliminary results of dynamically specialising Xilinx XC6200 FPGA circuits using the partial evaluation method. This method provides a systematic way to manage the complexity of dynamic reconfiguration in the special case where a general circuit is specialised with respect to a slowly changing input. We describe how we address the verification and run-time support issues which are raised when one modifies a circuit at run-time.

[1]  William H. Mangione-Smith,et al.  A case study of partially evaluated hardware circuits: Key-specific DES , 1997, FPL.

[2]  Peter Sestoft,et al.  Partial evaluation and automatic program generation , 1993, Prentice Hall international series in computer science.

[3]  Satnam Singh,et al.  Virtual hardware for graphics applications using FPGAs , 1994, Proceedings of IEEE Workshop on FPGA's for Custom Computing Machines.

[4]  Brad L. Hutchings,et al.  Improving functional density through run-time constant propagation , 1997, FPGA '97.

[5]  H. T. Kung.  Why systolic architectures? , 1982, Computer.

[6]  Satnam Singh,et al.  Architectural descriptions for FPGA circuits , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[7]  Tom Kean,et al.  A Fast Constant Coefficient Multiplier for the XC6200 , 1996, FPL.