A low power high date rate ASK IF receiver

A low power high data rate ASK IF receiver is proposed. It consists of one digital-control AGC loop and an ASK detector. By utilizing the scrambler concept in the digital communication systems, the gain of PGA in the AGC loop is adjusted discretely by a gain control block to eliminate the multi-digit A/D converter. The ASK IF receiver has been implemented in 0.18µm CMOS and the overall power consumption is 2.175mW with a supply voltage of 1.8V. The operating frequency is 10M, and the data rate is 2Mbps. The amplitude of detectable input signal can range from 5µV to 900mV1.

[1]  Zhou Qi,et al.  Implementation of mixed feedback/feedforward analog and digital AGC , 2004, ICMMT 4th International Conference on, Proceedings Microwave and Millimeter Wave Technology, 2004..

[2]  Chorng-Kuang Wang,et al.  A 155-MHz BiCMOS automatic gain control amplifier , 1999 .

[3]  S. Mirabbasi,et al.  A Low-Power 75dB Digitally Programmable CMOS Variable-Gain Amplifier , 2007, 2007 Canadian Conference on Electrical and Computer Engineering.

[4]  Wang Zhihua,et al.  A Novel Low Power ASK Receiver with AGC Loop , 2007 .

[5]  Wang Zhihua.  Novel Low-Voltage / Low-Power ASK Demodulator for RFID Tags , 2007 .

[6]  Chua-Chin Wang,et al.  Wideband 70dB CMOS digital variable gain amplifier design for DVB-T receiver's AGC , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[7]  B. Calvo,et al.  Low-voltage Low-power CMOS Programmable Gain Amplifier , 2006, 2006 International Caribbean Conference on Devices, Circuits and Systems.

[8]  Ramesh Harjani,et al.  An IF stage design for an ASK-based wireless telemetry system , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).