A method of generating tests for marginal delays and delay faults in combinational circuits

In this paper, we propose an algorithmic method for generating a test for marginal delays and gate delay faults, called an MD test. The time at which the MD test activates the latest transition at the primary output changes linearly with the size of the target delay. (1) The MD tests determine at a given clock rate (observation time) whether a circuit tender test is marginal chip or not. (2) The MD tests determine the maximum circuit clock speeds. (3) The MD test detects the target gate delay fault regardless of the size of the fault by comparing the latest transition time at the primary output of the fault-free circuit and that of the faulty circuit. In order to determine the detectable size of gate delay faults the proposed method introduces a new extended timed calculus which calculates both the latest transition time at the line in the fault-free circuit and the transition time at the same line affected by a gate delay fault of maximum fault size. We also demonstrate experimental results for gate delay faults on ISCAS benchmark circuits to show the performance of our method.

[1]  Barry K. Rosen,et al.  Comparison of AC Self-Testing Procedures , 1983, ITC.

[2]  M. Ray Mercer,et al.  An efficient delay test generation system for combinational logic circuits , 1991, DAC '90.

[3]  Takashi Watanabe,et al.  Generation of tenacious tests for small gate delay faults in combinational circuits , 1995, Proceedings of the Fourth Asian Test Symposium.

[4]  Kozo Kinoshita,et al.  A fault simulation method for crosstalk faults in synchronous sequential circuits , 1996, Proceedings of Annual Symposium on Fault Tolerant Computing.

[5]  Michael D. Ciletti,et al.  A variable observation time method for testing delay faults , 1991, DAC '90.

[6]  Sudhakar M. Reddy,et al.  On the detection of delay faults , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[7]  Udo Mahlstedt.  DELTEST: Deterministic test generation for gate delay faults , 1993, Proceedings of IEEE International Test Conference - (ITC).

[8]  V. S. Iyengar.  Delay test generation , 1988 .

[9]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[10]  Abhijit Chatterjee,et al.  Raft: A Novel Program For Rapid-fire Test And Diagnosis Of Digital Logic For Marginal Delays And Delay Faults , 1994, IEEE/ACM International Conference on Computer-Aided Design.