Mitigating soft errors in highly associative cache with CAM-based tag

Content addressable memories (CAM) are widely used for the tag portions in highly associative caches. Since data are not explicitly read out of tag array in CAM search, the detection of false misses caused by soft errors for such caches is difficult. This paper presents a technique to detect the false miss in highly associative cache with CAM-based tag. The technique involves subdividing the tags and providing backup checking for cases the tags are partially matched. An original tag encoding scheme is proposed to reduce the frequency of back-up checking. Modifications to support the technique do not increase the cache access latency. The performance degradation incurred by additional cycles for false miss checking is very low.

[1]  David Chih-Wei Chang,et al.  Fault-Tolerant Features in the HaL Memory Management Unit , 1995, IEEE Trans. Computers.

[2]  Todd M. Austin,et al.  The SimpleScalar tool set, version 2.0 , 1997, CARN.

[3]  Michael Zhang,et al.  Highly-Associative Caches for Low-Power Processors , 2000 .

[4]  Steve Furber ARM System-on-Chip Architecture , 2000 .

[5]  Thomas D. Burd,et al.  Energy efficient microprocessor design , 2001 .

[6]  Norman P. Jouppi,et al.  Cacti 3. 0: an integrated cache timing, power, and area model , 2001 .

[7]  R. Baumann Soft errors in advanced semiconductor devices-part I: the three radiation sources , 2001 .

[8]  Alexander V. Veidenbaum,et al.  Low energy, highly-associative cache design for embedded processors , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..

[9]  Tryggve Fossum,et al.  Cache scrubbing in microprocessors: myth or necessity? , 2004, 10th IEEE Pacific Rim International Symposium on Dependable Computing, 2004. Proceedings..

[10]  L.T. Clark,et al.  A low-power 2.5-GHz 90-nm level 1 cache and memory management unit , 2005, IEEE Journal of Solid-State Circuits.