A 15-ns 32*32-b CMOS multiplier with an improved parallel structure

A high-speed 32*32-b parallel multiplier with an improved parallel structure using 0.8- mu m CMOS triple-level-metal technology is discussed. A unit adder, a 4-2 compressor, enhances the parallelism of the multiplier array. A 25% reduction in the propagation delay time is achieved by using the compressor. The multiplier contains 27704 transistors with a 2.68-*2.71-mm/sup 2/ die area. The multiplication time is 15 ns at 5 V with a power dissipation of 277 mW at 10-MHz operation. The triple-level-metal interconnection technology reduces the multiplier layout area. Compared with double-level-metal technology, a 27% chip size reduction is achieved. >

[1]  Jun Iwamura,et al.  A high speed and low power CMOS/SOS multiplier-accumulator , 1983 .

[2]  Christopher S. Wallace,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[3]  J. Greene,et al.  A CMOS 32b Wallace tree multiplier-accumulator , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  J. M. Andrews,et al.  A 6.75ns single level metal CMOS 16x16 multiplier IC , 1988, Symposium 1988 on VLSI Circuits.

[5]  M. Kikuchi,et al.  A 45ns 16×16 CMOS multiplier , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  K. Suganuma,et al.  A CMOS/SOS multiplier , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  Andrew D. Booth,et al.  A SIGNED BINARY MULTIPLICATION TECHNIQUE , 1951 .

[8]  Mark Horowitz,et al.  SPIM: a pipelined 64*64-bit iterative multiplier , 1989 .