A BICS Design to Detect Soft Error in CMOS SRAM