Using the nonlinear property of FSR and dictionary coding for reduction of test volume

Using the nonlinear feedback shift register in testing is known to create a test set for combinational circuits instead of using the deterministic test set. The nonlinear property of feedback shift register is used differently here to reduce the test data volume for combinational circuits without using the nonlinear feedback shift register. In addition, a dictionary coding method is applied to further decrease a reduced test set. Results with benchmark circuits show a great improvement in the reduction of test data volume.

[1]  Wilfried Daehn,et al.  Hardware Test Pattern Generation for Built-In Testing , 1981, International Test Conference.

[2]  Nur A. Touba,et al.  Test vector encoding using partial LFSR reseeding , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[3]  Nur A. Touba,et al.  Scan vector compression/decompression using statistical coding , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[4]  Bapiraju Vinnakota,et al.  Combining dictionary coding and LFSR reseeding for test data compression , 2004, Proceedings. 41st Design Automation Conference, 2004..

[5]  Yong Min Hur,et al.  The efficient multiple scan chain architecture reducing power dissipation and test time , 2004, 13th Asian Test Symposium.

[6]  Janak H. Patel,et al.  Test set compaction algorithms for combinational circuits , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[7]  Ahmad A. Al-Yamani,et al.  BIST reseeding with very few seeds , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[8]  A. Chandra,et al.  Reduction of SOC test data volume, scan power and testing time using alternating run-length codes , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).

[9]  Lei Li,et al.  Test Data Compression Using Dictionaries with Fixed-Length Indices , 2003 .

[10]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .