AC-Boosting Frequency Compensation with Double Pole-Zero Cancellation for Multistage Amplifiers

In this paper, we present an AC-boosting compensation topology with double pole-zero cancellation (ACBC-DPZ) for a multistage amplifier driving a very large capacitive load. The proposed technique modifies the original AC-boosting compensation (ACBC) topology to increase the power-bandwidth efficiency and reduce the size for the output power transistor and compensation capacitor. Simulation results show that the ACBC-DPZ amplifier using a CSM 0.18 μm CMOS process can achieve a unity gain bandwidth of 14 MHz and an average slew rate of 3.88 V/μs at 1500 pF load. The amplifier dissipates 2.55 mW at a 1.8 V supply.

[1]  W. Sansen,et al.  AC boosting compensation scheme for low-power multistage amplifiers , 2004, IEEE Journal of Solid-State Circuits.

[2]  E. Sanchez-Sinencio,et al.  Single Miller capacitor frequency compensation technique for low-power multistage amplifiers , 2005, IEEE Journal of Solid-State Circuits.

[3]  Edgar Sánchez-Sinencio,et al.  Multistage Amplifier Topologies with Nested-Compensation , 1998 .

[4]  Meng Tong Tan,et al.  An Analysis of THD in Class D Amplifiers , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[5]  M. Steyaert,et al.  Three stage amplifier frequency compensation , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[6]  P. K. Chan,et al.  Gain-enhanced feedforward path compensation technique for pole-zero cancellation at heavy capacitive loads , 2003 .

[7]  Hoi Lee,et al.  A dual-path bandwidth extension amplifier topology with dual-loop parallel compensation , 2003 .

[8]  Ka Nang Leung,et al.  Three-stage large capacitive load amplifier with damping-factor-control frequency compensation , 2000, IEEE Journal of Solid-State Circuits.

[9]  P. R. Gray,et al.  A fast-settling monolithic operational amplifier using doublet compression techniques , 1974 .

[10]  Hoi Lee,et al.  Active-feedback frequency-compensation technique for low-power multistage amplifiers , 2003, IEEE J. Solid State Circuits.

[11]  Ka Nang Leung,et al.  Nested Miller compensation in low-power CMOS design , 2001 .

[12]  Johan H. Huijsing,et al.  A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure , 1992 .

[13]  E. Sánchez-Sinencio,et al.  Multistage amplifier topologies with nested Gm-C compensation , 1997, IEEE J. Solid State Circuits.