Exploring the vulnerability of CMPs to soft errors with 3D stacked nonvolatile memory

Improving the vulnerability to soft errors is one of the important design goals for future architecture design of Chip-MultiProcessors (CMPs). In this study, we explore the soft error characteristi...