论文信息 - A Type-I $\Delta\Sigma$ Fractional-N Frequency Synthesizer Adopting a New Discrete-Time Loop Filter

A Type-I $\Delta\Sigma$ Fractional-N Frequency Synthesizer Adopting a New Discrete-Time Loop Filter

In this letter, a type-I ΔΣ fractional-N frequency synthesizer adopting a new discrete-time loop filter (DTLF) is proposed. By means of assigning an additional pair of switched capacitors to the conventional first order DTLF architecture, cascaded capacitor-sharing operation is implemented, providing a second order infinite impulse response (IIR) filtering characteristic. The sufficiently high slope of the proposed second order DTLF lessens the need for additional passive filters in quantization noise suppression, thereby reducing the active chip area. Implemented in a 65 nm CMOS process, the proposed synthesizer occupies only 0.25 mm2, operates over a frequency range of 400 to 900 MHz with less than 10 Hz resolution, and consumes 4.7 mA from a 1 V supply. The measurement shows phase noise of -100.05 dBc/Hz and -128.29 dBc/Hz at 100 kHz and 1 MHz offsets, respectively, for 773 MHz operating frequency.

Sang-Gug Lee | Seungjin Kim | In-Young Lee | Joo-Myoung Kim

[1] Sang-Gug Lee,et al. A quantization noise cancelling fractional-N type ΔΣ frequency synthesizer using SAR-based DAC gain calibration , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[2] Waleed Khalil,et al. A 1 MHz Bandwidth, 6 GHz 0.18 µm CMOS Type-I ΔΣ Fractional-NSynthesizer for WiMAX Applications , 2009, IEEE J. Solid State Circuits.

[3] Mitchell D. Trott,et al. A modeling approach for ΣΔ fractional-N frequency synthesizers allowing straightforward noise analysis , 2002, IEEE J. Solid State Circuits.

[4] Hao Min,et al. A 975-to-1960MHz fast-locking fractional-N synthesizer with adaptive bandwidth control and 4/4.5 prescaler for digital TV tuners , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5] M.H. Perrott,et al. A 1-MHZ bandwidth 3.6-GHz 0.18-/spl mu/m CMOS fractional-N synthesizer utilizing a hybrid PFD/DAC structure for reduced broadband phase noise , 2006, IEEE Journal of Solid-State Circuits.

[6] Behzad Razavi. A Modeling Approach for Â¿Â¿ FractionalN Frequency Synthesizers Allowing Straightforward Noise Analysis , 2003 .

[7] O. Kobayashi,et al. A 0.3mm2 90-to-770MHz fractional-N Synthesizer for a digital TV tuner , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).