Perspectives of TFETs for low power analog ICs

In this paper we show that tunnel field effect transistors (TFETs) biased in the subthreshold region promise several advantages for low-power/high-frequency analog IC applications (e.g. GHz operation with sub-0.1 mW power consumption). Analytical and TCAD models for graphene nano-ribbon (GNR) and InAs/GaSb nanowire TFETs are employed, respectively, for the first time in subthreshold analog circuit examples using the gm/Id integrated circuit (IC) design technique. From comparison of these TFET technologies with traditional FETs it is observed that due to the higher currents per unit gate width at low voltage for TFETs, smaller, higher speed, and lower power analog circuits are enabled.

[1]  B. Parvais,et al.  The device architecture dilemma for CMOS technologies: Opportunities & challenges of finFET over planar MOSFET , 2009, 2009 International Symposium on VLSI Technology, Systems, and Applications.

[2]  Yu Cao,et al.  Predictive Technology Model for Nano-CMOS Design Exploration , 2006, 2006 1st International Conference on Nano-Networks and Workshops.

[3]  A. Mallik,et al.  Tunnel Field-Effect Transistors for Analog/Mixed-Signal System-on-Chip Applications , 2012, IEEE Transactions on Electron Devices.

[4]  A. Seabaugh,et al.  Graphene Nanoribbon Tunnel Transistors , 2008, IEEE Electron Device Letters.

[5]  Denis Flandre,et al.  ased Methodology for the Design of CMOS Analog Circuits and Its Application to the Synthesis of a Silicon-on-Insulator , 1996 .

[6]  Denis Flandre,et al.  A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA , 1996, IEEE J. Solid State Circuits.

[7]  Qin Zhang,et al.  Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.

[8]  S. Datta,et al.  On Enhanced Miller Capacitance Effect in Interband Tunnel Transistors , 2009, IEEE Electron Device Letters.

[9]  A. Geim,et al.  Two-dimensional gas of massless Dirac fermions in graphene , 2005, Nature.

[10]  J. Fellrath,et al.  CMOS analog integrated circuits based on weak inversion operations , 1977 .

[11]  Fernando Silveira,et al.  CMOS op-amp power optimization in all regions of inversion using geometric programming , 2008, SBCCI '08.