Studying the Variation Effects of Radiation Hardened Quatro SRAM Bit-Cell

Quatro is one of promising SRAM bit-cells for severe radiation environment such as space. However, our study shows that under process and temperature variations of 65nm CMOS, Quatro suffers from high write failure probability, impeding the application of this SRAM bit-cell. We explore the possibility of several popular techniques, such as boosted word-line voltage and negative or boosted bit-line biasing, to improve the write stability of Quatro. We observe that this SRAM bit-cell has different write mechanism from that of the 6T SRAM. Hence, the negative bit-line biasing does not make significant achievement, unlike the 6T SRAM. In this work, we employ the boosting of both word-line and bit-line. By applying 100 mV raised voltage, we obtain robust write operations up to 250 MHz frequency.

[1]  H.J. Barnaby,et al.  Total-Ionizing-Dose Effects in Modern CMOS Technologies , 2006, IEEE Transactions on Nuclear Science.

[2]  David Blaauw,et al.  SRAM for Error-Tolerant Applications With Dynamic Energy-Quality Management in 28 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.

[3]  S. Jahinuzzaman,et al.  A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability , 2009, IEEE Transactions on Nuclear Science.

[4]  Kaushik Roy,et al.  Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  K. Nii,et al.  A 90nm dual-port SRAM with 2.04 /spl mu/m/sup 2/ 8T-thin cell using dynamically-controlled column bias scheme , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[6]  Jaspal Singh Shah,et al.  A 32 kb Macro with 8T Soft Error Robust, SRAM Cell in 65-nm CMOS , 2015, IEEE Transactions on Nuclear Science.

[7]  Li Chen,et al.  Supply Voltage Dependence of Heavy Ion Induced SEEs on 65 nm CMOS Bulk SRAMs , 2015, IEEE Transactions on Nuclear Science.

[8]  Jing Guo,et al.  Novel Low-Power and Highly Reliable Radiation Hardened Memory Cell for 65 nm CMOS Technology , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Kaushik Roy,et al.  A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.