New subthreshold concepts in 65nm CMOS technology
暂无分享,去创建一个
Farshad Moradi | Ali Peiravi | Hamid Mahmoodi | Snorre Aunet | Tuan Vu Cao | Dag T. Wisland | A. Peiravi | F. Moradi | H. Mahmoodi | S. Aunet | D. Wisland | T. Cao
[1] Lee-Sup Kim,et al. A 200 MHz 13 mm/sup 2/ 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme , 1994 .
[2] F. Weber,et al. Flow-through latch and edge-triggered flip-flop hybrid elements , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[3] Richard T. Witek,et al. A 160 MHz 32 b 0.5 W CMOS RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[4] Mark C. Johnson,et al. Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks , 1998, ISLPED '98.
[5] Vivek De,et al. A new technique for standby leakage reduction in high-performance circuits , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).
[6] Vladimir Stojanovic,et al. Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.
[7] V.G. Oklobdzija,et al. Sense amplifier-based flip-flop , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).
[8] Anantha Chandrakasan,et al. Scaling of stack effect and its application for leakage reduction , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).
[9] James Kao,et al. Subthreshold leakage modeling and reduction techniques , 2002, ICCAD 2002.
[10] A. Alvandpour,et al. High-performance and low-power challenges for sub-70 nm microprocessor circuits , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).
[11] M. Marin,et al. Effects of body biasing on the low frequency noise of MOSFETs from a 130 nm CMOS technology , 2004 .
[12] Heemin Y. Yang. A time-based energy-efficient analog-to-digital converter , 2005, IEEE Journal of Solid-State Circuits.
[13] Jaewook Kim,et al. A time-based analog-to-digital converter using a multi-phase voltage controlled oscillator , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[14] U. Wismar,et al. A 0.2V, 7.5 μW, 20 kHz ΣΔ modulator with 69 dB SNR in 90 nm CMOS , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.
[15] Jiajing Wang,et al. Analyzing and modeling process balance for sub-threshold circuit design , 2007, GLSVLSI '07.
[16] Gordon W. Roberts,et al. Delta-Sigma Analog-to-Digital Conversion via Time-Mode Signal Processing , 2007, 2007 IEEE International Symposium on Circuits and Systems.