A hardware-software codesign methodology for DSP applications

The authors describe a systematic, heterogeneous design methodology using the Ptolemy framework for simulation, prototyping, and software synthesis of systems containing a mixture of hardware and software components. They focus on signal-processing systems in which the hardware typically consists of custom data paths, finite-state machines (FSMs), glue logic and programmable processors. The software is one or more embedded programs running on the programmable components.<<ETX>>

[1]  Joseph T Buck.  The Ptolemy Kernel , 1993 .

[2]  Edward A. Lee,et al.  Software synthesis for DSP using ptolemy , 1995, J. VLSI Signal Process..

[3]  Edward A. Lee,et al.  Compile-Time Scheduling and Assignment of Data-Flow Program Graphs with Data-Dependent Iteration , 1991, IEEE Trans. Computers.

[4]  Carla S. Williams,et al.  An integrated data flow visual language and software development environment , 1991, J. Vis. Lang. Comput..

[5]  Gilbert Christopher Sih,et al.  Multiprocessor scheduling to account for interprocessor communication , 1992 .

[6]  Edward A. Lee,et al.  Memory Management for Synchronous Dataflow Programs , 1992 .

[7]  Edward A. Lee,et al.  Scheduling synchronous dataflow graphs for efficient looping , 1993, J. VLSI Signal Process..

[8]  Edward A. Lee.  Mulitdimensional Streams Rooted in Dataflow , 1993, Architectures and Compilation Techniques for Fine and Medium Grain Parallelism.

[9]  Edward A. Lee,et al.  Scheduling dynamic dataflow graphs with bounded memory using the token flow model , 1993, 1993 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[10]  E.A. Lee,et al.  Synchronous data flow , 1987, Proceedings of the IEEE.

[11]  Edward A. Lee.  Consistency in Dataflow Graphs , 1991, IEEE Trans. Parallel Distributed Syst..

[12]  Miodrag Potkonjak,et al.  Fast prototyping of datapath-intensive architectures , 1991, IEEE Design & Test of Computers.

[13]  Raul Camposano.  From behavior to structure: high-level synthesis , 1990, IEEE Design & Test of Computers.

[14]  Edward A. Lee,et al.  Ptolemy: A Framework for Simulating and Prototyping Heterogenous Systems , 2001, Int. J. Comput. Simul..

[15]  Soonhoi Ha,et al.  Compile-time scheduling of dataflow program graphs with dynamic constructs , 1992 .

[16]  Edward A. Lee,et al.  Declustering: A New Multiprocessor Scheduling Technique , 1993, IEEE Trans. Parallel Distributed Syst..

[17]  Edward A. Lee,et al.  Design and implementation of an ordered memory access architecture , 1993, 1993 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[18]  John K. Ousterhout,et al.  Tcl: An Embeddable Command Language , 1989, USENIX Winter.

[19]  Edward A. Lee,et al.  A Compile-Time Scheduling Heuristic for Interconnection-Constrained Heterogeneous Processor Architectures , 1993, IEEE Trans. Parallel Distributed Syst..