Simulation of correlated line-edge roughness in multi-gate devices