Building a reliable internet core using soft error prone electronics
暂无分享,去创建一个
Shi-Jie Wen | A.L. Silburt | A. Evans | A. Burghelea | D. Ward | R. Norrish | D. Hogle | Shi-Jie Wen | A. Silburt | A. Evans | A. Burghelea | D. Ward | R. Norrish | D. Hogle
[1] B. Narasimham,et al. Radiation-Induced Soft Error Rates of Advanced CMOS Bulk Devices , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.
[2] Shi-Jie Wen,et al. Specification and Verification of Soft Error Performance in Reliable Internet Core Routers , 2008, IEEE Transactions on Nuclear Science.
[3] S. S. Chung,et al. Spreading Diversity in Multi-cell Neutron-Induced Upsets with Device Scaling , 2006, IEEE Custom Integrated Circuits Conference 2006.
[4] M. Nicolaidis,et al. Design for soft error mitigation , 2005, IEEE Transactions on Device and Materials Reliability.
[5] N. Seifert,et al. Chip-level soft error estimation method , 2005, IEEE Transactions on Device and Materials Reliability.
[6] R.C. Baumann,et al. Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.
[7] Sanjay J. Patel,et al. Characterizing the effects of transient faults on a high-performance processor pipeline , 2004, International Conference on Dependable Systems and Networks, 2004.
[8] T. Calin,et al. Upset hardened memory design for submicron CMOS technology , 1996 .