论文信息 - An 11000-fuse electrically erasable programmable logic device (EEPLD) with an extended macrocell

An 11000-fuse electrically erasable programmable logic device (EEPLD) with an extended macrocell

A high-performance electrically erasable programmable logic device (EEPLD) has been designed and fabricated using a 1.5- mu m n-well CMOS technology. The chip has 11040 fuses which are used not only in the logic array but also in the input/output macrocell. Typical access time for the nonregistered version is 35 ns with a power dissipation of 450 mW. There are 16 input/output macrocells which are architecturally defined by 128 electrically programmable fuses. Die size is 130*230 mils. >

E. Fong | S. E. Wahlstrom | M.S.C. Chung | J. Gan | Jone-Fang Chen

[1] R. Pugh,et al. A 19-ns 250-mW CMOS erasable programmable logic device , 1986 .

[2] E. Fong,et al. An electrically reconfigurable programmable logic array using a CMOS/DMOS technology , 1984, IEEE Journal of Solid-State Circuits.

[3] S. C. Wong,et al. Novel circuit techniques for zero-power 25-ns CMOS erasable programmable logic devices (EPLDs) , 1986 .

[4] D.D. Rinerson,et al. Cell model for E2PROM floating-gate memories , 1982, 1982 International Electron Devices Meeting.

[5] Y.W. Hu,et al. High-voltage regulation and process considerations for high-density 5 V-only E/sup 2/PROM's , 1983, IEEE Journal of Solid-State Circuits.

[6] D. Cioaca,et al. A million-cycle CMOS 256 K EEPROM , 1987 .