A single SAR ADC converting multi-channel sparse signals

This paper presents a simple but high performance architecture for multi-channel analog-to-digital conversion. Based on compressive sensing, only one SAR ADC is needed to convert multi-channel sparse inputs, leading to significant analog power saving and hardware saving. Moreover, it helps avoid problems occurring in conventional multi-channel ADCs such as timing skew, offset mismatch, and gain mismatch. A 12-bit SAR ADC converting 4-channel sparse signals simultaneously is designed in 130nm CMOS process. The design reaches a SNDR of 66.3dB and consumes an average power of 58μW at the sampling frequency of 1MHz. The L1 minimization method is chosen to reconstruct the input signals. The single-tone and multi-tone inputs can be reconstructed with a minimum precision of 68dB and 55dB THD, respectively.

[1]  Colin Lyden,et al.  An 18b 12.5MHz ADC with 93dB SNR , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[2]  Yonina C. Eldar,et al.  Xampling: Analog to digital at sub-Nyquist rates , 2009, IET Circuits Devices Syst..

[3]  D.A. Hodges,et al.  All-MOS charge-redistribution analog-to-digital conversion techniques. II , 1975, IEEE Journal of Solid-State Circuits.

[4]  Nan Sun,et al.  Multi-Channel Sparse Data Conversion With a Single Analog-to-Digital Converter , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[5]  Ahmed H. Tewfik,et al.  Multi-channel analog-to-digital conversion using a single-channel quantizer , 2012, 2012 Proceedings of the 20th European Signal Processing Conference (EUSIPCO).

[6]  Wenbo Liu,et al.  A 12-bit, 45-MS/s, 3-mW Redundant Successive-Approximation-Register Analog-to-Digital Converter With Digital Calibration , 2011, IEEE Journal of Solid-State Circuits.

[7]  Brian M. Sadler,et al.  A Sub-Nyquist Rate Sampling Receiver Exploiting Compressive Sensing , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  P. Gray,et al.  All-MOS charge redistribution analog-to-digital conversion techniques. I , 1975, IEEE Journal of Solid-State Circuits.

[9]  D.A. Hodges,et al.  A self-calibrating 15 bit CMOS A/D converter , 1984, IEEE Journal of Solid-State Circuits.