Fault injection and fault tolerance methodologies for assessing device robustness and mitigating against ionizing radiation

Traditionally, heavy ion radiation effects affecting digital systems working in safety critical application systems has been of huge interest. Nowadays, due to the shrinking technology process, Integrated Circuits became sensitive also to other kinds of radiation particles such as neutron that can exist at the earth surface and affects ground-level safety critical applications such as automotive or medical systems. The process of analyzing and hardening digital devices against soft errors implies rising the final cost due to time expensive fault injection campaigns and radiation tests, as well as reducing system performance due to the insertion of redundancy-based mitigation solutions. The main industrial problem arising is the localization of the critical elements in the circuit in order to apply optimal mitigation techniques. The proposal of this tutorial is to present and discuss different solutions currently available for assessing and implementing the fault tolerance of digital circuits, not only when the unique design description is provided but also at the component level, especially when Commercial-of-the-shelf (COTS) devices are selected.

[1]  Paul Marshall Stephen Buchner.  Proton Test Guideline Development – Lessons Learned , 2002 .

[2]  C. Lopez-Ongil,et al.  Autonomous Fault Emulation: A New FPGA-Based Acceleration System for Hardness Evaluation , 2007, IEEE Transactions on Nuclear Science.

[3]  L. Sterpone,et al.  Latch-up test measurement for long duration space missions , 2012, 2012 IEEE International Instrumentation and Measurement Technology Conference Proceedings.

[4]  A. L. Silburt,et al.  Specification and Verification of Soft Error Performance in Reliable Electronic Systems , 2011 .

[5]  Jean Arlat,et al.  Fault Injection for Dependability Validation: A Methodology and Some Applications , 1990, IEEE Trans. Software Eng..

[6]  F. Jacquet,et al.  An alpha immune and ultra low neutron SER high density SRAM , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[7]  Matteo Sonza Reorda,et al.  Validation and robustness assessment of an automotive system , 2013, 2013 8th IEEE Design and Test Symposium.

[8]  Jacob A. Abraham,et al.  FERRARI: A Flexible Software-Based Fault and Error Injection System , 1995, IEEE Trans. Computers.

[9]  Johan Karlsson,et al.  MEFISTO: A Series of Prototype Tools for Fault Injection into VHDL Models , 2003 .

[10]  Nur A. Touba,et al.  Cost-effective approach for reducing soft error failure rate in logic circuits , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[11]  S. Rezgui,et al.  Predicting error rate for microprocessor-based digital architectures through C.E.U. (Code Emulating Upsets) injection , 2000 .

[12]  Massimo Violante,et al.  Exploiting circuit emulation for fast hardness evaluation , 2001 .

[13]  Jeffrey Coderre.  22.01 Introduction to Ionizing Radiation, Fall 2003 , 2003 .

[14]  E. Nonnand.  Single Event Upsets in Implantable Cardioverter Defibrillators , 1998 .

[15]  Jr. Leonard R. Rockett.  An SEU-hardened CMOS data latch design , 1988 .

[16]  Tino Heijmen.  Soft Errors from Space to Ground: Historical Overview, Empirical Evidence, and Future Trends , 2011 .

[17]  Alberto L. Sangiovanni-Vincentelli,et al.  The Tire as an Intelligent Sensor , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Henrique Madeira,et al.  Xception: A Technique for the Experimental Evaluation of Dependability in Modern Computers , 1998, IEEE Trans. Software Eng..

[19]  Sergio D'Angelo,et al.  Evaluation of Single Event Upset Mitigation Schemes for SRAM based FPGAs using the FLIPPER Fault Injection Platform , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[20]  Massimo Violante,et al.  Fault Injection-based Reliability Evaluation of SoPCs , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[21]  J. Canaris,et al.  SEU hardened memory cells for a CCSDS Reed-Solomon encoder , 1991 .

[22]  Dhiraj K. Pradhan,et al.  Fault Injection: A Method for Validating Computer-System Dependability , 1995, Computer.

[23]  D. Binder,et al.  Satellite Anomalies from Galactic Cosmic Rays , 1975, IEEE Transactions on Nuclear Science.

[24]  M. Nicolaidis,et al.  Design for soft error mitigation , 2005, IEEE Transactions on Device and Materials Reliability.

[25]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[26]  Luca Sterpone.  A New Timing Driven Placement Algorithm for Dependable Circuits on SRAM-based FPGAs , 2010, TRETS.

[27]  Yann Deval,et al.  Investigation of Single-Event Transients in , 2003 .

[28]  Johan Karlsson,et al.  A comparison of simulation based and scan chain implemented fault injection , 1998, Digest of Papers. Twenty-Eighth Annual International Symposium on Fault-Tolerant Computing (Cat. No.98CB36224).

[29]  Luca Sterpone,et al.  SEL-UP: A CAD tool for the sensitivity analysis of radiation-induced Single Event Latch-Up , 2013, Microelectron. Reliab..