On run-time exploitation of concurrency
暂无分享,去创建一个
[1] Peter Norvig,et al. Artificial Intelligence: A Modern Approach , 1995 .
[2] Raphael Yuster,et al. A (1-1/e)-approximation algorithm for the generalized assignment problem , 2006, Oper. Res. Lett..
[3] Sander Stuijk,et al. Throughput Analysis of Synchronous Data Flow Graphs , 2006, Sixth International Conference on Application of Concurrency to System Design (ACSD'06).
[4] Alexander V. Shafarenko,et al. A Gentle Introduction to S-Net: Typed Stream Processing and Declarative Coordination of Asynchronous Components , 2008, Parallel Process. Lett..
[5] Luca Benini,et al. Networks on chip: a new paradigm for systems on chip design , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[6] Diederik Verkest,et al. Low cost task migration initiation in a heterogeneous MP-SoC , 2005, Design, Automation and Test in Europe.
[7] J.A. Stankovic,et al. Misconceptions about real-time computing: a serious problem for next-generation systems , 1988, Computer.
[8] Hans G. Kerkhoff,et al. Built-In Self-Diagnostics for a NoC-Based Reconfigurable IC for Dependable Beamforming Applications , 2008, 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems.
[9] Richard Bellman,et al. ON A ROUTING PROBLEM , 1958 .
[10] P.T. Wolkotte,et al. Energy Model of Networks-on-Chip and a Bus , 2005, 2005 International Symposium on System-on-Chip.
[11] André B. J. Kokkeler,et al. Multi-core architectures and streaming applications , 2008, SLIP '08.
[12] Gérard Berry,et al. The Esterel Synchronous Programming Language: Design, Semantics, Implementation , 1992, Sci. Comput. Program..
[13] Saurabh Dighe,et al. An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[14] Gerard J. M. Smit,et al. A virtual channel router for on-chip networks , 2004, IEEE International SOC Conference, 2004. Proceedings..
[15] Kees G. W. Goossens,et al. A unified approach to constrained mapping and routing on network-on-chip architectures , 2005, 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05).
[16] Sander Stuijk,et al. Latency Minimization for Synchronous Data Flow Graphs , 2007 .
[17] Christopher Strachey,et al. Toward a mathematical semantics for computer languages , 1971 .
[18] Maarten Wiggers,et al. Aperiodic multiprocessor scheduling for real-time stream processing applications , 2009 .
[19] A. vanWijngaarden. Recursive definition of syntax and semantics : (proceedings ifip working conference on formal language description languages, vienna 1966, p 13-24) , 1966 .
[20] Anany Levitin,et al. Do we teach the right algorithm design techniques? , 1999, SIGCSE '99.
[21] Kees G. W. Goossens,et al. Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases , 2007, First International Symposium on Networks-on-Chip (NOCS'07).
[22] Bruce Jacob,et al. The Performance and Energy Consumption of Embedded Real-Time Operating Systems , 2003, IEEE Trans. Computers.
[23] Jörg Henkel,et al. ADAM: Run-time agent-based distributed application mapping for on-chip communication , 2008, 2008 45th ACM/IEEE Design Automation Conference.
[24] Chantal Ykman-Couvreur,et al. Design-time application mapping and platform exploration for MP-SoC customised run-time management , 2007, IET Comput. Digit. Tech..
[25] Marc Despontin,et al. Multiple Criteria Optimization: Theory, Computation, and Application, Ralph E. Steuer (Ed.). Wiley, Palo Alto, CA (1986) , 1987 .
[26] Peyton Jones,et al. Haskell 98 language and libraries : the revised report , 2003 .
[27] Kees G. W. Goossens,et al. Enabling application-level performance guarantees in network-based systems on chip by applying dataflow analysis , 2009, IET Comput. Digit. Tech..
[28] Gerard J. M. Smit,et al. Providing QoS Guarantees in a NoC by Virtual Channel Reservation , 2006, ARC.
[29] E.A. Lee,et al. Synchronous data flow , 1987, Proceedings of the IEEE.
[30] Kees G. W. Goossens,et al. CoMPSoC: A template for composable and predictable multi-processor system on chips , 2009, TODE.
[31] Leon Gommans,et al. Seamless live migration of virtual machines over the MAN/WAN , 2006, Future Gener. Comput. Syst..
[32] 坂井 利之,et al. IFIP Congress 74 , 1974 .
[33] Reuven Cohen,et al. An efficient approximation for the Generalized Assignment Problem , 2006, Inf. Process. Lett..
[34] William J. Dally,et al. Stream Processors: Progammability and Efficiency , 2004, ACM Queue.
[35] Pascal Theodoor Wolkotte,et al. Exploration within the Network-on-Chip Paradigm , 2009 .
[36] J. W. Backus,et al. The FORTRAN automatic coding system , 1899, IRE-AIEE-ACM '57 (Western).
[37] Orlando Moreira,et al. Self-Timed Scheduling Analysis for Real-Time Applications , 2007, EURASIP J. Adv. Signal Process..
[38] William J. Dally,et al. Principles and Practices of Interconnection Networks , 2004 .
[39] Gerard J. M. Smit,et al. Buffer Capacity Computation for Throughput Constrained Streaming Applications with Data-Dependent Inter-Task Communication , 2008, 2008 IEEE Real-Time and Embedded Technology and Applications Symposium.
[40] Théodore Marescaux,et al. Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles , 2005, Design, Automation and Test in Europe.
[41] L. Carro,et al. Time and energy efficient mapping of embedded applications onto NoCs , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..
[42] Clemens Grelck,et al. Extending the S-Net Type System. , 2007 .
[43] Ashish Sharma,et al. Dynamic mapping in a heterogeneous environment with tasks having priorities and multiple deadlines , 2003, Proceedings International Parallel and Distributed Processing Symposium.
[44] Ed F. Deprettere,et al. Daedalus: Toward composable multimedia MP-SoC design , 2008, 2008 45th ACM/IEEE Design Automation Conference.
[45] Krishnan Srinivasan,et al. A technique for low energy mapping and routing in network-on-chip architectures , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..
[46] Samuel Williams,et al. The Landscape of Parallel Computing Research: A View from Berkeley , 2006 .
[47] Keqin Li,et al. A Two-Dimensional Buddy System for Dynamic Resource Allocation in a Partitionable Mesh Connected System , 1991, J. Parallel Distributed Comput..
[48] Kees Goossens,et al. AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.
[49] H. Peter Hofstee,et al. Introduction to the Cell multiprocessor , 2005, IBM J. Res. Dev..
[50] M. Skolnik,et al. Introduction to Radar Systems , 2021, Advances in Adaptive Radar Detection and Range Estimation.
[51] Fernando Gehm Moraes,et al. Heuristics for Dynamic Task Mapping in NoC-based Heterogeneous MPSoCs , 2007, 18th IEEE/IFIP International Workshop on Rapid System Prototyping (RSP '07).
[52] Gerard J. M. Smit,et al. Modelling run-time arbitration by latency-rate servers in dataflow graphs , 2007, SCOPES '07.
[53] Josef Stoer,et al. Numerische Mathematik 1 , 1989 .
[54] Christopher Strachey,et al. Continuations: A Mathematical Semantics for Handling Full Jumps , 2000, High. Order Symb. Comput..
[55] Kees Goossens,et al. Applying Dataflow Analysis to Dimension Buffers for Guaranteed Performance in Networks on Chip , 2008 .
[56] Nils J. Nilsson,et al. A Formal Basis for the Heuristic Determination of Minimum Cost Paths , 1968, IEEE Trans. Syst. Sci. Cybern..
[57] Orlando Moreira,et al. Online resource management in a multiprocessor with a network-on-chip , 2007, SAC '07.
[58] Werner B. Joerg. A subclass of Petri Nets as design abstraction for parallel architectures , 1990, CARN.
[59] Anujan Varma,et al. Latency-rate servers: a general model for analysis of traffic scheduling algorithms , 1996, Proceedings of IEEE INFOCOM '96. Conference on Computer Communications.
[60] Gerard J. M. Smit,et al. Communication between nested loop programs via circular buffers in an embedded multiprocessor system , 2008, SCOPES '08.
[61] Vikram S. Adve,et al. LLVM: a compilation framework for lifelong program analysis & transformation , 2004, International Symposium on Code Generation and Optimization, 2004. CGO 2004..
[62] Clemens Grelck,et al. Implementation Architecture and Multithreaded Runtime System of S-Net , 2008, IFL.
[63] Todor Stefanov,et al. pn: A Tool for Improved Derivation of Process Networks , 2007, EURASIP J. Embed. Syst..
[64] Gerard J. M. Smit,et al. Computation of Buffer Capacities for Throughput Constrained and Data Dependent Inter-Task Communication , 2008, 2008 Design, Automation and Test in Europe.
[65] Yajun Ha,et al. Resource Manager for Non-preemptive Heterogeneous Multiprocessor System-on-chip , 2006, 2006 IEEE/ACM/IFIP Workshop on Embedded Systems for Real Time Multimedia.
[66] Santosh Pande,et al. Minimizing downtime in seamless migrations of mobile applications , 2006, LCTES.
[67] Radu Marculescu,et al. Incremental run-time application mapping for homogeneous NoCs with multiple voltage levels , 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).
[68] Nikolay Kavaldjiev,et al. A run-time reconfigurable Network-on-Chip for streaming DSP applications , 2006 .
[69] Wayne H. Wolf,et al. TGFF: task graphs for free , 1998, Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98).
[70] Théodore Marescaux,et al. Introducing the SuperGT Network-on-Chip; SuperGT QoS: more than just GT , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[71] H. Corporaal,et al. Fast Multi-Dimension Multi-Choice Knapsack Heuristic for MP-SoC Run-Time Management , 2006, 2006 International Symposium on System-on-Chip.
[72] C. Petri. Kommunikation mit Automaten , 1962 .
[73] Rina Dechter,et al. Generalized best-first search strategies and the optimality of A* , 1985, JACM.
[74] Clemens Grelck,et al. Distributed S-Net , 2011 .
[75] Ramjee Prasad,et al. An overview of air interface multiple access for IMT-2000/UMTS , 1998, IEEE Commun. Mag..
[76] Charles U. Martel,et al. On non-preemptive scheduling of period and sporadic tasks , 1991, [1991] Proceedings Twelfth Real-Time Systems Symposium.
[77] Edsger W. Dijkstra,et al. A note on two problems in connexion with graphs , 1959, Numerische Mathematik.
[78] Paolo Toth,et al. Knapsack Problems: Algorithms and Computer Implementations , 1990 .
[79] Gernot Heiser,et al. The role of virtualization in embedded systems , 2008, IIES '08.
[80] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .
[81] Venkatesan Guruswami,et al. Near-optimal hardness results and approximation algorithms for edge-disjoint paths and related problems , 2003, J. Comput. Syst. Sci..
[82] Giorgio C. Buttazzo,et al. HARD REAL-TIME COMPUTING SYSTEMS Predictable Scheduling Algorithms and Applications , 2007 .