Capacitance coefficients for VLSI multilevel metallization lines

The problem of reducing the complexity of parasitic capacitance evaluation of interconnection lines in a multilevel stratified dielectric medium (a good approximation for VLSI) is considered. We start out with a review of the Green's function method for the Si-SiO2composite and its derivation via the Fourier integral approach. Next, a piecewise linear finite-element technique is proposed to solve the integral equations that relate charges to potentials and lead to the desired capacitance matrix. We show by example that the proposed method is both less complex than methods based on piecewise constant surface charge distributions and equally accurate. This supports the accuracy and usefulness of the technique for IC design.

[1]  Steven Paul McCormick.  EXCL: A Circuit Extractor for IC Designs , 1984, 21st Design Automation Conference Proceedings.

[2]  P. Benedek.  Capacitances of a planar multiconductor configuration on a dielectric substrate by a mixed order finite-element method , 1976 .

[3]  C.D. Taylor,et al.  On the parasitic capacitances of multilevel parallel metallization lines , 1985, IEEE Transactions on Electron Devices.

[4]  Ping Yang,et al.  SPICE Modeling for Small Geometry MOSFET Circuits , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  P.E. Cottrell,et al.  Multi-dimensional simulation of VLSI wiring capacitance , 1982, 1982 International Electron Devices Meeting.

[6]  P. Silvester,et al.  TEM wave properties of microstrip transmission lines , 1968 .

[7]  A. Ruehli,et al.  Efficient Capacitance Calculations for Three-Dimensional Multiconductor Systems , 1973 .

[8]  P. Benedek,et al.  Capacitance of Parallel Rectangular Plates Separated by a Dielectric Sheet , 1972 .

[9]  W. Chang.  Analytical IC Metal-Line Capacitance Formulas (Short Papers) , 1976 .

[10]  T. Sakurai,et al.  Simple formulas for two- and three-dimensional capacitances , 1983, IEEE Transactions on Electron Devices.

[11]  P. Balaban.  Calculation of the capacitance coefficients of planar conductors on a dielectric surface , 1973 .

[12]  Mark Horowitz,et al.  Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  N. Shigyo,et al.  Coupling capacitances for two-dimensional wires , 1981, IEEE Electron Device Letters.

[14]  P. Patel.  Calculation of Capacitance Coefficients for a System of Irregular Finite Conductors on a Dielectric Sheet , 1971 .

[15]  W. H. Dierking,et al.  VLSI parasitic capacitance determination by flux tubes , 1982, IEEE Circuits & Systems Magazine.

[16]  W. Weeks.  Calculation of Coefficients of Capacitance of Multiconductor Transmission Lines in the Presence of a Dielectric Interface , 1970 .

[17]  Albert E. Ruehli,et al.  Capacitance models for integrated circuit metallization wires , 1975 .