Reliability Characteristics of a High Density Metal- Insulator-Metal Capacitor on Intel’s 10+ Process
暂无分享,去创建一个
C. Auth | J. Hicks | A. Schmitz | D. Seghete | J. Weber | R. Grover | R. Kasim | C.-Y. Lin | K. Sethi | U. E. Avci | M. A. Blount | A. Kundu | C. M. Pelto | C. Ryder | D. J. Towner | A. J. Welsh
[1] T. Ando,et al. CMOS compatible MIM decoupling capacitor with reliable sub-nm EOT high-k stacks for the 7 nm node and beyond , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).
[2] C. Auth,et al. A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors , 2012, 2012 Symposium on VLSI Technology (VLSIT).
[3] Robert Fox,et al. Robust BEOL MIMCAP for Long and Controllable TDDB Lifetime , 2019, 2019 IEEE International Reliability Physics Symposium (IRPS).
[4] S. Natarajan,et al. Low-k interconnect stack with multi-layer air gap and tri-metal-insulator-metal capacitors for 14nm high volume manufacturing , 2015, 2015 IEEE International Interconnect Technology Conference and 2015 IEEE Materials for Advanced Metallization Conference (IITC/MAM).
[5] E. Harari. Dielectric breakdown in electrically stressed thin films of thermal SiO2 , 1978 .
[6] N. Seifert,et al. A Reliability Overview of Intel’s 10+ Logic Technology , 2020, 2020 IEEE International Reliability Physics Symposium (IRPS).