ASIC implementation of random number generators using SR latches and its evaluation

A true random number generator (TRNG) is proposed and evaluated by field-programmable gate arrays (FPGA) implementation that generates random numbers by exclusive-ORing (XORing) the outputs of many SR latches (Hata and Ichikawa, IEICE Trans. Inf. Syst. E95-D(2):426–436, 2012). This enables compact implementation and generates high-entropy random numbers.In this paper, we fabricate and evaluate 39 TRNGs using SR latches on 0.18 μm ASICs. Random numbers are generated by XORing the outputs of 256 SR latches. Our TRNGs pass the SP800-90B health tests and the AIS20/31 statistical tests in changing temperatures (from −20 to 60 °C) and voltages (1.80 ± 0.15 V). We also perform an independent and identically distributed (IID) test and calculate min-entropy according to the SP800-90B. With these tests, we are able to confirm that our TRNGs are highly robust against environmental stress. The power consumption and circuit scale of our TRNGs are 0.27 mW and 1240.5 gates, respectively. Our TRNGs that use SR latches are small enough to be implemented in embedded devices.

[1]  Marco Bucci,et al.  Fully Digital Random Bit Generators for Cryptographic Applications , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Milos Drutarovský,et al.  True Random Number Generator Embedded in Reconfigurable Hardware , 2002, CHES.

[3]  Masanori Hashimoto,et al.  A Process and Temperature Tolerant Oscillator-Based True Random Number Generator , 2014, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[4]  Chik How Tan,et al.  Analysis and Enhancement of Random Number Generator in FPGA Based on Oscillator Rings , 2008, 2008 International Conference on Reconfigurable Computing and FPGAs.

[5]  Trevor Mudge,et al.  True Random Number Generator With a Metastability-Based Quality Control , 2008, IEEE J. Solid State Circuits.

[6]  Viktor Fischer,et al.  A Physical Approach for Stochastic Modeling of TERO-Based TRNG , 2015, CHES.

[7]  Elaine B. Barker,et al.  A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications , 2000 .

[8]  Kouichi Itoh,et al.  Evaluation of ASIC Implementation of Physical Random Number Generators Using RS Latches , 2013, CARDIS.

[9]  Klaus Finkenzeller,et al.  Book Reviews: RFID Handbook: Fundamentals and Applications in Contactless Smart Cards and Identification, 2nd ed. , 2004, ACM Queue.

[10]  R. C. Fairfield,et al.  An LSI Random Number Generator (RNG) , 1985, CRYPTO.

[11]  Himanshu Kaul,et al.  2.4 Gbps, 7 mW All-Digital PVT-Variation Tolerant True Random Number Generator for 45 nm CMOS High-Performance Microprocessors , 2012, IEEE Journal of Solid-State Circuits.

[12]  Alessandro Trifiletti,et al.  A High-Speed Oscillator-Based Truly Random Number Source for Cryptographic Applications on a Smart Card IC , 2003, IEEE Trans. Computers.

[13]  W. T. Holman,et al.  An integrated analog/digital random noise source , 1997 .

[14]  J. Holleman,et al.  A 3 $\mu$W CMOS True Random Number Generator With Adaptive Floating-Gate Offset Cancellation , 2008, IEEE Journal of Solid-State Circuits.

[15]  E. G. Chester,et al.  Design of an on–chip random number generator using metastability , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[16]  Philip Heng Wai Leong,et al.  Compact FPGA-based true and pseudo random number generators , 2003, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003..

[17]  Yvonne Schuhmacher,et al.  Rfid Handbook Fundamentals And Applications In Contactless Smart Cards And Identification , 2016 .

[18]  John Kelsey,et al.  Recommendation for the Entropy Sources Used for Random Bit Generation , 2018 .

[19]  Berk Sunar,et al.  A Provably Secure True Random Number Generator with Built-In Tolerance to Active Attacks , 2007, IEEE Transactions on Computers.

[20]  Ingrid Verbauwhede,et al.  FPGA Vendor Agnostic True Random Number Generator , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[21]  Milos Drutarovský,et al.  New High Entropy Element for FPGA Based True Random Number Generators , 2010, CHES.

[22]  J. Mavor,et al.  Digest of Technical Papers ESSCIRC'87 , 1987 .

[23]  Shuichi Ichikawa,et al.  FPGA Implementation of Metastability-Based True Random Number Generator , 2009, IEICE Trans. Inf. Syst..