Low Power UART Design Using Different Nanometer Technology Based FPGA
暂无分享,去创建一个
[1] Jürgen Teich,et al. A communication architecture for complex runtime reconfigurable systems and its implementation on spartan-3 FPGAs , 2009, FPGA '09.
[2] J. Yadav,et al. Energy efficient design and implementation of ALU on 40nm FPGA , 2013, 2013 International Conference on Energy Efficient Technologies for Sustainability.
[3] Jürgen Becker,et al. Dynamic power optimization by exploiting self-reconfiguration in Xilinx Spartan 3-based systems , 2009, Microprocess. Microsystems.
[4] E. Boemo,et al. Clock gating and clock enable for FPGA power reduction , 2012, 2012 VIII Southern Conference on Programmable Logic.
[5] Arda Yurdakul,et al. A self-reconfigurable platform for general purpose image processing systems on low-cost spartan-6 FPGAs , 2011, 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC).
[6] Jim Tørresen,et al. Advanced partial run-time reconfiguration on Spartan-6 FPGAs , 2010, 2010 International Conference on Field-Programmable Technology.
[7] Jean-Didier Legat,et al. Compact and efficient encryption/decryption module for FPGA implementation of the AES Rijndael very well suited for small embedded applications , 2004, International Conference on Information Technology: Coding and Computing, 2004. Proceedings. ITCC 2004..