Integration technology of polymetal (W/WSiN/Poly-Si) dual gate CMOS for 1 Gbit DRAMs and beyond

Integration technology of low resistance word line and scaled CMOSFETs for 1 Gbit DRAMs and beyond is proposed. Polymetal (W/WSiN/Poly-Si) word lines and dual gate CMOS FETs with oxynitride gate dielectric were introduced to the 8F/sup 2/ DRAM cell technology. Low sheet resistance of 4.5 /spl Omega///spl square/ word line with 40 nm thick W and high performance dual gate 0.18 /spl mu/m CMOS were successfully integrated without any constraint.

[1]  T. Mizutani,et al.  A new tungsten gate process for VLSI applications , 1984, IEEE Transactions on Electron Devices.

[2]  Y. Tadaki,et al.  Low temperature metal-based cell integration technology for gigabit and embedded DRAMs , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[3]  K. Suguro,et al.  Formation mechanism of ultrathin WSiN barrier layer in a W/WNx/Si system , 1997 .

[4]  Ishibashi,et al.  A Fully Printable, Self-aligned And Planarized Stacked Capacitor DRAM Cell Technology For 1Gbit DRAM And Beyond , 1997, 1997 Symposium on VLSI Technology.

[5]  Y. Akasaka,et al.  W/WNx/poly-Si gate technology for future high speed deep submicron CMOS LSIs , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[6]  Lee,et al.  Highly Manufacturable 1Gb SDRAM , 1997, 1997 Symposium on VLSI Technology.

[7]  H. Koike,et al.  A novel 0.15 /spl mu/m CMOS technology using W/WNx/polysilicon gate electrode and Ti silicided source/drain diffusions , 1996, International Electron Devices Meeting. Technical Digest.