Statistical link analysis and in-situ characterization of high-speed memory bus in 3D package systems

High-speed link design in a 3D package system poses unique challenges due to the fact that it provides limited visibility to signal quality and that supply noise induced jitter is large due to a poor power distribution network in a small form factor. This paper outlines a statistical link simulation flow to accurately capture the impact of timing jitter due to power supply noise in 3D systems. The analysis includes on-chip jitter accumulation and link-level jitter tracking by considering both passive channel and on-chip signal path. On-chip measurement techniques which allow in-situ testing of the overall link margin are also described.

[1]  Young-Hyun Jun,et al.  A 1.2 V 12.8 GB/s 2 Gb Mobile Wide-I/O DRAM With 4 $\times$ 128 I/Os Using TSV Based Stacking , 2011, IEEE Journal of Solid-State Circuits.

[2]  Brian Leibowitz,et al.  Design and characterization of a 12.8GB/s low power differential memory system for mobile applications , 2009, 2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems.

[3]  Jihong Ren,et al.  Accurate System Voltage and Timing Margin Simulation in High-Speed I/O System Designs , 2008, IEEE Transactions on Advanced Packaging.

[4]  Brian Leibowitz,et al.  A 4.3GB/s mobile memory interface with power-efficient bandwidth scaling , 2009, 2009 Symposium on VLSI Circuits.

[5]  Dan Oh,et al.  In-situ characterization of 3D package systems with on-chip measurements , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[6]  Jihong Ren,et al.  Hybrid Statistical Link Simulation Technique , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[7]  Anthony Sanders,et al.  Channel Compliance Testing Utilizing Novel Statistical Eye Methodology , 2004 .

[8]  Vladimir Stojanovic,et al.  Modeling and analysis of high-speed links , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[9]  Young-Hyun Jun,et al.  A 1.2V 12.8GB/s 2Gb mobile Wide-I/O DRAM with 4×128 I/Os using TSV-based stacking , 2011, 2011 IEEE International Solid-State Circuits Conference.

[10]  Dan Oh,et al.  Fast ISI Characterization of Passive Channels Using Extreme Value Distribution , 2007, 2007 IEEE Electrical Performance of Electronic Packaging.

[11]  D. Oh.  Multiple Edge Responses for Fast and Accurate System Simulations , 2006, 2006 IEEE Electrical Performane of Electronic Packaging.