NXG05-1: Interleaved Multistage Switching Fabrics for Scalable High Performance Routers
暂无分享,去创建一个
[1] Marshall C. Pease,et al. The Indirect Binary n-Cube Microprocessor Array , 1977, IEEE Transactions on Computers.
[2] Thomas E. Anderson,et al. High speed switch scheduling for local area networks , 1992, ASPLOS V.
[3] G. Jack Lipovski,et al. Banyan networks for partitioning multiprocessor systems , 1998, ISCA '98.
[4] Janak H. Patel. Performance of Processor-Memory Interconnections for Multiprocessors , 1981, IEEE Transactions on Computers.
[5] Achille Pattavina,et al. Multistage shuffle networks with shortest path and deflection routing for high performance ATM switching: the open-loop shuffleout , 1994, IEEE Trans. Commun..
[6] Achille Pattavina,et al. Multistage shuffle networks with shortest path and deflection routing for high-performance ATM switching: the closed-loop shuffleout , 1994, IEEE Trans. Commun..
[7] Tse-Yun Feng,et al. The Universality of the Shuffle-Exchange Network , 1981, IEEE Transactions on Computers.
[8] Nick McKeown,et al. The iSLIP scheduling algorithm for input-queued switches , 1999, TNET.
[9] Nian-Feng Tzeng,et al. Multistage-based switching fabrics for scalable routers , 2004, IEEE Transactions on Parallel and Distributed Systems.
[10] Laxmi N. Bhuyan,et al. Fair Scheduling in Internet Routers , 2002, IEEE Trans. Computers.
[11] Tse-Yun Feng,et al. On a Class of Multistage Interconnection Networks , 1980, IEEE Transactions on Computers.
[12] Duncan H. Lawrie,et al. Access and Alignment of Data in an Array Processor , 1975, IEEE Transactions on Computers.
[13] Marc Snir,et al. The Performance of Multistage Interconnection Networks for Multiprocessors , 1983, IEEE Transactions on Computers.
[14] Nick McKeown. Fast Switched Backplane for a Gigabit Switched Router , 1997 .