Isolation charge pump fabricated in silicon on sapphire CMOS technology

The design, fabrication and testing of a four-stage charge-pump fabricated in a 0.5 µm silicon-on-sapphire CMOS technology is reported. The charge pump can generate a 2.68 V output with a 3.3 V input power supply, consuming 2.5 mA. The performance of the architecture is optimised by judiciously employing MOS transistors with different threshold (0, 0.3 and 0.7 V) in the different parts of the circuit. The charge pump input and output power supplies are galvanically isolated to over 800 V by means of the dielectric properties of the coupling capacitors and the insulating sapphire substrate.

[1]  Chia-Hung Wei,et al.  A CMOS charge pump for sub-2.0 V operation , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[2]  Denis Flandre,et al.  SOI Technology for Future High-Performance Smart Cards , 2003, IEEE Micro.

[3]  Alyssa B. Apsel,et al.  Silicon on sapphire CMOS for optoelectronic microsystems , 2001 .

[4]  Jieh-Tsorng Wu,et al.  Low Supply Voltage CMOS Charge Pumps , 1997, Symposium 1997 on VLSI Circuits.

[5]  J. F. Dickson,et al.  On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique , 1976 .