High performance data processing in Josephson technology

A data processing circuit implemented in 2.5 µm Josephson Current Injection Logic (CIL) has been designed and successfully tested at subnanosecond cycle times, corresponding to a data processing rate of over 1 Gigabit per second. The circuit was implemented using a total of 177 devices (102 logic gates), and is the most complex Josephson logic circuit operated so far. The minimum cycle time achieved was 665 ps (5 logic stages), the corresponding chip power dissipation being about 350 µW. The performance was ultimately limited by variations in junction critical currents and resistor values that were larger than the design values.

[1]  T. Duzer,et al.  Low-probability punchthrough in Josephson junctions , 1981 .

[2]  C. J. Kircher,et al.  Fabrication Process for Josephson Integrated Circuits , 1980, IBM J. Res. Dev..

[3]  D. Herrell,et al.  Regulated AC power for Josephson interferometer latching logic circuits , 1979 .

[4]  M.B. Ketchen,et al.  Power supply regulators for Josephson logic , 1979, International Electron Devices Meeting.

[5]  A. Mukherjee,et al.  The punchthrough characteristics of Josephson logic circuits , 1981, 1981 International Electron Devices Meeting.

[6]  T.R. Gheewala,et al.  A 30-ps Josephson current injection logic (CIL) , 1979, IEEE Journal of Solid-State Circuits.

[7]  S. Basavaiah,et al.  High-reliability Pb-alloy Josephson junctions for integrated circuits , 1980, IEEE Transactions on Electron Devices.

[8]  E. Harris,et al.  Punchthrough in Josephson logic devices , 1981 .