A structural approach for space compaction for concurrent checking and BIST

In this paper a new structural method for linear output space compaction is presented. The method is applicable to concurrent checking and built-in self test (BIST). Based on simple estimates for the probabilities of the existence of sensitized paths from the signal lines to the circuit outputs output partitions are determined without fault simulation. For all ISCAS 85 benchmark circuits three groups of compacted outputs are sufficient to achieve 100% fault coverage in test mode and for 3 to 5 groups an error detection probability of 98% is obtained in on-line mode. The method can be applied to very large circuits.

[1]  Bernd Becker,et al.  A BDD-based algorithm for computation of exact fault detection probabilities , 1993, FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing.

[2]  Bernd Becker,et al.  OBDD-based optimization of input probabilities for weighted random pattern generation , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[3]  Jacob Savir.  Shrinking wide compressors [BIST] , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  藤原 秀雄,et al.  Logic testing and design for testability , 1985 .

[5]  Peter Böhlau.  Zero Aliasing Compression Based on Groups of Weakly Independent Outputs in Circuits with High Complexity for Two Fault Models , 1994, EDCC.

[6]  E. S. Sogomonyan,et al.  Design of self-testing and on-line fault detection combinational circuits with weakly independent outputs , 1993, J. Electron. Test..

[7]  J. Paul Roth,et al.  Diagnosis of automata failures: a calculus and a method , 1966 .

[8]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[9]  Sudhakar M. Reddy,et al.  A Data Compression Technique for Built-In Self-Test , 1988, IEEE Trans. Computers.

[10]  Yervant Zorian,et al.  Programmable BIST Space Compactors , 1996, IEEE Trans. Computers.

[11]  Jacob Savir.  On shrinking wide compressors , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[12]  John P. Hayes,et al.  Test response compaction using multiplexed parity trees , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[14]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .