A 60 mW per lane, 4 /spl times/ 23-Gb/s 2/sup 7/ PRBS generator
暂无分享,去创建一个
[1] B. Karajica,et al. A 72 Gb/s 2/sup 31/-1 PRBS generator in SiGe BiCMOS technology , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[2] D. Yamazaki,et al. 40Gb/s 4:1 MUX/1:4 DEMUX in 90nm standard CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[3] D. Kucharski,et al. A 40 Gb/s 2.5 V 2/sup 7/-1 PRBS generator in SiGe using a low-voltage logic family , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[4] A. N. V. Luyn. Shift-register connections for delayed versions of m-sequences , 1978 .
[5] S.P. Voinigescu,et al. A 2.5-V 45-Gb/s decision circuit using SiGe BiCMOS logic , 2005, IEEE Journal of Solid-State Circuits.
[6] Mounir Meghelli,et al. 45-Gb/s SiGe BiCMOS PRBS generator and PRBS checker [pseudorandom bit sequence] , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..
[7] P. Chevalier,et al. 230 GHz self-aligned SiGeC HBT for 90 nm BiCMOS technology , 2004, Bipolar/BiCMOS Circuits and Technology, 2004. Proceedings of the 2004 Meeting.
[8] Y. Amamiya,et al. 1.5-V low supply voltage 43-Gb/s delayed flip-flop circuit , 2003, 25th Annual Technical Digest 2003. IEEE Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, 2003..
[9] Sorin P. Voinigescu,et al. Algorithmic design methodologies and design porting of wireline transceiver IC building blocks between technology nodes , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..
[10] Kevin T. Kornegay,et al. SiGe Using a Low-Voltage Logic Family , 2005 .