Algebraic and Boolean Optimization Methods for AQFP Superconducting Circuits

Adiabatic quantum-flux-parametron (AQFP) circuits are a family of superconducting electronic (SCE) circuits that have recently gained growing interest due to their low-energy consumption, and may serve as alternative technology to overcome the down-scaling limitations of CMOS. AQFP logic design differs from classic digital design because logic cells are natively abstracted by the majority function, require data and clocking in specific timing windows, and have fan-out limitations. We describe here a novel majority-based logic synthesis flow addressing AQFP technology. In particular, we present both algebraic and Boolean methods over majority-inverter graphs (MIGs) aiming at optimizing size and depth of logic circuits. The technology limitations and constraints of the AQFP technology (e.g., path balancing and maximum fanout) are considered during optimization. The experimental results show that our flow reduces both size and depth of MIGs, while meeting the constraint of the AQFP technology. Further, we show an improvement for both area and delay when the MIGs are mapped into the AQFP technology.

[1]  Sheldon B. Akers,et al.  Synthesis of combinational logic using three-input majority gates , 1962, SWCT.

[2]  R.H. Dennard,et al.  Design Of Ion-implanted MOSFET's with Very Small Physical Dimensions , 1974, Proceedings of the IEEE.

[3]  Louis C. Muller,et al.  RSFQ digital circuit design automation and optimisation , 2015 .

[4]  Grigory Yaroslavtsev,et al.  Finding Efficient Circuits Using SAT-Solvers , 2009, SAT.

[5]  Naoki Takeuchi,et al.  Synthesis Flow for Cell-Based Adiabatic Quantum-Flux-Parametron Structural Circuit Generation With HDL Back-End Verification , 2017, IEEE Transactions on Applied Superconductivity.

[6]  Giovanni De Micheli,et al.  Scalable Generic Logic Synthesis: One Approach to Rule Them All , 2019, 2019 56th ACM/IEEE Design Automation Conference (DAC).

[7]  Eby G. Friedman,et al.  Asynchronous Dynamic Single-Flux Quantum Majority Gates , 2020, IEEE Transactions on Applied Superconductivity.

[8]  Naoki Takeuchi,et al.  A semi-custom design methodology and environment for implementing superconductor adiabatic quantum-flux-parametron microprocessors , 2020, Superconductor Science and Technology.

[9]  Rudy Lauwereins,et al.  Inverter Propagation and Fan-Out Constraints for Beyond-CMOS Majority-Based Technologies , 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[10]  Alireza Shafaei,et al.  SFQmap: A Technology Mapping Tool for Single Flux Quantum Logic Circuits , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[11]  Massoud Pedram,et al.  A Dynamic Programming-Based, Path Balancing Technology Mapping Algorithm Targeting Area Minimization , 2019, 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[12]  S. Yang,et al.  Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .

[13]  A. Fujimaki,et al.  Low-Energy Consumption RSFQ Circuits Driven by Low Voltages , 2013, IEEE Transactions on Applied Superconductivity.

[14]  V. Semenov,et al.  RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.

[15]  Yanzhi Wang,et al.  A Majority Logic Synthesis Framework for Adiabatic Quantum-Flux-Parametron Superconducting Circuits , 2019, ACM Great Lakes Symposium on VLSI.

[16]  O A Mukhanov,et al.  Energy-Efficient Single Flux Quantum Technology , 2011, IEEE Transactions on Applied Superconductivity.

[17]  Robert K. Brayton,et al.  DAG-aware AIG rewriting: a fresh look at combinational logic synthesis , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[18]  Massoud Pedram,et al.  Logic Optimization, Complex Cell Design, and Retiming of Single Flux Quantum Circuits , 2018, IEEE Transactions on Applied Superconductivity.

[19]  Giovanni De Micheli,et al.  Majority-Inverter Graph: A New Paradigm for Logic Optimization , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Travis S. Humble,et al.  Quantum supremacy using a programmable superconducting processor , 2019, Nature.

[21]  Massoud Pedram,et al.  ColdFlux Superconducting EDA and TCAD Tools Project: Overview and Progress , 2019, IEEE Transactions on Applied Superconductivity.

[22]  Anna Y. Herr,et al.  Ultra-low-power superconductor logic , 2011, 1103.4269.

[23]  R. Brayton,et al.  Scalable Logic Synthesis using a Simple Circuit Structure , 2006 .

[24]  Yanzhi Wang,et al.  A Buffer and Splitter Insertion Framework for Adiabatic Quantum-Flux-Parametron Superconducting Circuits , 2019, 2019 IEEE 37th International Conference on Computer Design (ICCD).

[25]  Bernd Steinbach,et al.  An algorithm for bi-decomposition of logic functions , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[26]  Naoki Takeuchi,et al.  Adiabatic quantum-flux-parametron cell library adopting minimalist design , 2015 .

[27]  Robert K. Brayton,et al.  ABC: An Academic Industrial-Strength Verification Tool , 2010, CAV.

[28]  W. Anacker,et al.  Josephson Computer Technology: An IBM Research Project , 1980, IBM J. Res. Dev..

[29]  Eiichi Goto,et al.  The Parametron, a Digital Computing Element Which Utilizes Parametric Oscillation , 1959, Proceedings of the IRE.