Dynamic state traversal for sequential circuit test generation

A new method for state justification is proposed for sequential circuit test generation. The linear list of states dynamically obtained during the derivation of test vectors is used to guide the search during state justification. State-transfer sequences that drive the circuit from the current state to the target state may already be known. Otherwise, genetic engineering of existing state-transfer sequences is required. In both cases, genetic-algorithm-based techniques are used to generate valid state justification sequences for the circuit in the presence of the target fault. This approach achieves extremely high fault coverages, and thus outperforms previous deterministic and simulation-based techniques.

[1]  Daniel G. Saab,et al.  CRIS: a test cultivation program for sequential VLSI circuits , 1992, ICCAD.

[2]  D. E. Goldberg,et al.  Genetic Algorithms in Search , 1989 .

[3]  M. Ray Mercer,et al.  Improved sequential ATPG using functional observation information and new justification methods , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[4]  Paolo Prinetto,et al.  An automatic test pattern generator for large sequential circuits based on Genetic Algorithms , 1994, Proceedings., International Test Conference.

[5]  Michael S. Hsiao,et al.  Automatic test generation using genetically-engineered distinguishing sequences , 1996, Proceedings of 14th VLSI Test Symposium.

[6]  Irith Pomeranz,et al.  LOCSTEP: a logic-simulation-based test generation procedure , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Paolo Prinetto,et al.  Advanced techniques for GA-based sequential ATPGs , 1996, Proceedings ED&TC European Design and Test Conference.

[8]  Elizabeth M. Rudnick,et al.  State Justification Using Genetic Algorithms in Sequential Circuit Test Generation , 1996 .

[9]  Elizabeth M. Rudnick,et al.  Sequential Circuit Test Generation in a Genetic Algorithm Framework , 1994, 31st Design Automation Conference.

[10]  Janusz Rajski,et al.  Complexity of sequential ATPG , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[11]  Srinivas Devadas,et al.  Test generation for highly sequential circuits , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[12]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[13]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[14]  Michael S. Hsiao,et al.  Alternating strategies for sequential circuit ATPG , 1996, Proceedings ED&TC European Design and Test Conference.

[15]  David E. Goldberg,et al.  Genetic Algorithms in Search Optimization and Machine Learning , 1988 .

[16]  Elizabeth M. Rudnick,et al.  Combining Deterministic and Genetic Approaches for Sequential Circuit Test Generation , 1995, 32nd Design Automation Conference.

[17]  Janak H. Patel,et al.  HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..

[18]  Seh-Woong Jeong,et al.  Synchronizing sequences and symbolic traversal techniques in test generation , 1993, J. Electron. Test..

[19]  Irith Pomeranz,et al.  Application of Homing Sequences to Synchronous Sequential Circuit Testing , 1994, IEEE Trans. Computers.

[20]  Irith Pomeranz,et al.  Application of homing sequences to synchronous sequential circuit testing , 1993, Proceedings of 1993 IEEE 2nd Asian Test Symposium (ATS).