Self-aligned, gate-last process for vertical InAs nanowire MOSFETs on Si

In this work, we present a novel self-aligned gate-last fabrication process for vertical nanowire metal-oxide-semiconductor field-effect transistors. The fabrication method allows for exposure dose-defined gate lengths and a local diameter reduction of the intrinsic channel segment, while maintaining thicker highly doped access regions. Using this process, InAs nanowire transistors combining good on- and off-performance are fabricated demonstrating Q = gm,max/SS = 8.2, which is higher than any previously reported vertical nanowire MOSFET.

[1]  Diederik Verkest,et al.  Vertical GAAFETs for the Ultimate CMOS Scaling , 2015, IEEE Transactions on Electron Devices.

[2]  A. Khakifirooz,et al.  A Simple Semiempirical Short-Channel MOSFET Current–Voltage Model Continuous Across All Regions of Operation and Employing Only Physical Parameters , 2009, IEEE Transactions on Electron Devices.

[3]  Erik Lind,et al.  Performance Evaluation of III–V Nanowire Transistors , 2012, IEEE Transactions on Electron Devices.

[4]  Gerben Doornbos,et al.  Benchmarking of III–V n-MOSFET Maturity and Feasibility for Future CMOS , 2010, IEEE Electron Device Letters.

[5]  E. Lind,et al.  Low-Frequency Noise in Vertical InAs Nanowire FETs , 2010, IEEE Electron Device Letters.

[6]  L.-E. Wernersson,et al.  Vertical Enhancement-Mode InAs Nanowire Field-Effect Transistor With 50-nm Wrap Gate , 2008, IEEE Electron Device Letters.

[7]  L. Wernersson,et al.  Vertical InAs Nanowire Wrap Gate Transistors on Si Substrates , 2008, IEEE Transactions on Electron Devices.

[8]  Erik Lind,et al.  Extrinsic and Intrinsic Performance of Vertical InAs Nanowire MOSFETs on Si Substrates , 2013, IEEE Transactions on Electron Devices.

[9]  X. Wallart,et al.  Inhomogeneous Si-doping of gold-seeded InAs nanowires grown by molecular beam epitaxy , 2013, 1307.2058.

[10]  Lars-Erik Wernersson,et al.  High quality InAs and GaSb thin layers grown on Si (111) , 2011 .

[11]  L. Wernersson,et al.  InSb heterostructure nanowires: MOVPE growth under extreme lattice mismatch , 2009, Nanotechnology.

[12]  T. Fukui,et al.  A III–V nanowire channel on silicon for high-performance vertical transistors , 2012, Nature.

[13]  J. D. del Alamo,et al.  Vertical nanowire InGaAs MOSFETs fabricated by a top-down approach , 2013, 2013 IEEE International Electron Devices Meeting.