The TInMANN VLSI chip

A massively parallel, all-digital, stochastic architecture-TInMANN-that acts as a Kohonen self-organizing feature map is described. A VLSI design is shown for a TInMANN neuron which fits within a small, inexpensive MOSIS TinyChip frame, yet which can be configured to build networks of arbitrary size. The neuron operates at a speed of 15 MHz, making it capable of processing 195000 three-dimensional training examples per second. Three man-months were required to synthesize the neuron and its associated level-sensitive scan logic using the OASIS silicon compiler. The ease of synthesis allowed many performance trade-offs to be examined, while the automatic testability features of the compiler helped the designers achieve 100% fault coverage of the chip. These factors served served to create a fast, dense, and reliable neural chip.

[1]  Carver A. Mead,et al.  A novel associative memory implemented using collective computation , 1990 .

[2]  H.P. Graf,et al.  A reconfigurable CMOS neural network , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[3]  James R. Mann,et al.  An Analog Self-Organizing Neural Network Chip , 1988, NIPS.

[4]  R. Pinkham,et al.  An 11-million Transistor Neural Network Execution Engine , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  Duane DeSieno,et al.  Adding a conscience to competitive learning , 1988, IEEE 1988 International Conference on Neural Networks.

[6]  S. Mackie.  Implementation of neural network models in silicon , 1989 .

[7]  Yongjun Zhang,et al.  A new architecture of neural network , 1991, [Proceedings] 1991 IEEE International Joint Conference on Neural Networks.

[8]  Thomas K. Miller,et al.  A digital architecture employing stochasticism for the simulation of Hopfield neural nets , 1989 .

[9]  Robert M. Gray,et al.  An Algorithm for Vector Quantizer Design , 1980, IEEE Trans. Commun..

[10]  G. A. Works,et al.  The creation of Delta: a new concept in ANS processing , 1988, IEEE 1988 International Conference on Neural Networks.

[11]  R. Gray,et al.  Vector quantization , 1984, IEEE ASSP Magazine.

[12]  Koichiro Mashiko,et al.  A 336-neuron, 28 K-synapse, self-learning neural network chip with branch-neuron-unit architecture , 1991 .

[13]  Wesley E. Snyder,et al.  Kohonen Networks and Clustering , 1990, NIPS.

[14]  D.J. Rose,et al.  CAzM: A circuit analyzer with macromodeling , 1983, IEEE Transactions on Electron Devices.

[15]  Lawrence D. Jackel,et al.  VLSI implementation of a neural network memory with several hundreds of neurons , 1987 .

[16]  Max Stanford Tomlinson,et al.  A digital neural network architecture for VLSI , 1990, 1990 IJCNN International Joint Conference on Neural Networks.

[17]  Douglas S. Reeves,et al.  VLSI Implementation of TInMANN , 1990, NIPS.

[18]  P. A. Penz,et al.  Digial signal processor accelerators for neural network simulations , 1987 .

[19]  S. Tam,et al.  An electrically trainable artificial neural network (ETANN) with 10240 'floating gate' synapses , 1990, International 1989 Joint Conference on Neural Networks.

[20]  David E. van den Bout,et al.  A stochastic architecture for neural nets , 1988, IEEE 1988 International Conference on Neural Networks.