论文信息 - A Novel and Robust Un-Assisted, Low-Trigger and High-Holding Voltage SCR (uSCR) for Area-Efficient On-Chip ESD Protection

A Novel and Robust Un-Assisted, Low-Trigger and High-Holding Voltage SCR (uSCR) for Area-Efficient On-Chip ESD Protection

A novel and robust un-assisted low-trigger and high-holding voltage silicon controlled rectifier (uSCR) is proposed and realized in a 0.35-mum fully-salicided BiCMOS process. Without using any external trigger circuitry, the uSCR has a trigger voltage as low as 7 V to effectively protect deep submicron MOS circuits and a holding voltage higher than the supply voltage to minimize transient influence and avoid latch-up issue. Moreover, the electrostatic discharge (ESD) protection robustness of the uSCR in both positive and negative operations exceeds 60 mA/mum, which enables ESD protection levels of 8 kV human body model (HBM) and 2 kV charged device model (CDM) for a low voltage ICs, while each uSCR cell only consumes an area of about 2400 mum2.

Lifang Lou | J.J. Liou

[1] J.J. Liou,et al. A novel dual-polarity device with symmetrical/asymmetrical S-type I-V characteristics for ESD protection design , 2006, IEEE Electron Device Letters.

[2] T. Polgreen,et al. A low-voltage triggering SCR for on-chip ESD protection at output and input pads , 1990, IEEE Electron Device Letters.

[3] Ming-Dou Ker. Lateral SCR devices with low-voltage high-current triggering characteristics for output ESD protection in submicron CMOS technology , 1998 .

[4] Pascal Nouet,et al. A new multi-finger SCR-based structure for efficient on-chip ESD protection , 2005, Microelectron. Reliab..

[5] Koen G. Verhaege,et al. High Holding Current SCRs (HHI-SCR) for ESD protection and latch-up immune IC operation , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[6] Chung-Yu Wu,et al. A gate-coupled PTLSCR/NTLSCR ESD protection circuit for deep-submicron low-voltage CMOS ICs , 1997 .

[7] Ming-Dou Ker,et al. SCR device with double-triggered technique for on-chip ESD protection in sub-quarter-micron silicided CMOS processes , 2003 .

[8] C.C. Russ,et al. GGSCRs: GGNMOS Triggered silicon controlled rectifiers for ESD protection in deep sub-micron CMOS processes , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.