论文信息 - A Very Compact Hardware Implementation of the MISTY1 Block Cipher

A Very Compact Hardware Implementation of the MISTY1 Block Cipher

This paper proposes compact hardware (H/W) implementation for the MISTY1 block cipher, which is an ISO/IEC18033 standard encryption algorithm. In designing the compact H/W, we focused on optimizing the implementation of FO/FI functions, which are the main components of MISTY1. For this optimization, we propose two new methods; reducing temporary registers for the FO function, and shortening the critical path for the FI function. According to our logic synthesis on a 0.18-μm CMOS standard cell library based on our proposed method, the gate size is 3.95 Kgates, which is the smallest as far as we know.

Kouichi Itoh | Jun Yajima | Dai Yamamoto

[1] Jean-Didier Legat,et al. Efficient FPGA implementation of block cipher MISTY1 , 2003, Proceedings International Parallel and Distributed Processing Symposium.

[2] Jean-Didier Legat,et al. Efficient FPGA Implementations of Block Ciphers KHAZAD and MISTY1 , 2002 .

[3] Akashi Satoh,et al. Small and High-Speed Hardware Architectures for the 3GPP Standard Cipher KASUMI , 2002, ISC.

[4] Mitsuru Matsui,et al. On the criteria of hardware evaluation of block ciphers(1) , 2001 .

[5] O. Koufopavlou,et al. A time and area efficient hardware implementation of the MISTY1 block cipher , 2003, 2003 46th Midwest Symposium on Circuits and Systems.

[6] Takeshi Sugawara,et al. ASIC Performance Comparison for the ISO Standard Block Ciphers , 2007 .

[7] Michalis D. Galanis,et al. A RAM-based FPGA implementation of the 64-bit MISTY1 block cipher , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[8] Mitsuru Matsui,et al. New Block Encryption Algorithm MISTY , 1997, FSE.