论文信息 - An integrated 2.5 GHz /spl Sigma//spl Delta/ frequency synthesizer with 5 /spl mu/s settling and 2 Mb/s closed loop modulation

An integrated 2.5 GHz /spl Sigma//spl Delta/ frequency synthesizer with 5 /spl mu/s settling and 2 Mb/s closed loop modulation

Three radio communication standards that share common performance requirements are gaining momentum. The 802.11 wireless LAN standard, the Bluetooth radio connectivity protocol, and the HomeRF SWAP home networking protocol all specify frequency hopping radios in the 2.4 GHz band using FSK modulation in a 1 MHz bandwidth. These standards require modest radio performance (compared to cellular systems), but demand small size and low cost. This paper describes a CMOS /spl Sigma//spl Delta/ fractional-N (/spl Sigma//spl Delta/FN) frequency synthesizer. In contrast to prior art, its 700 kHz bandwidth type-1 phase-locked loop (PLL) enables sub-5 /spl mu/s frequency hops plus 2- and 4-level digital Gaussian frequency shift keying (GFSK) modulation at 1 or 2 Mb/s.

B. McFarland | M. Perrott | B. Setterberg | A. Grzegorek

[1] Jan Craninckx,et al. A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-/spl mu/m CMOS , 1996 .

[2] M. A. Copeland,et al. A simplified continuous phase modulator technique , 1994 .

[3] Michael H. Perrott,et al. A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation , 1997, IEEE J. Solid State Circuits.

[4] M.H. Perrott,et al. A 27 mW CMOS fractional-N synthesizer/modulator IC , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.