A 2.5 Gbps CMOS data serializer
暂无分享,去创建一个
[1] Deog-Kyoon Jeong,et al. A CMOS Serial Link for Fully Duplexed Data Communication(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .
[2] P. Larsson,et al. A 2-1600-MHz CMOS clock recovery PLL with low-Vdd capability , 1999, IEEE J. Solid State Circuits.
[3] Sung Dae Lee,et al. A high speed and low power phase-frequency detector and charge-pump , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).
[4] J.G. Maneatis,et al. Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.